summaryrefslogtreecommitdiff
path: root/drivers/clk/clk.c
AgeCommit message (Expand)AuthorFilesLines
2017-03-07clk: core: Copy connection idLeonard Crestez1-1/+2
2016-08-31clk: core: Force setting the phase delay when no changeJean-Francois Moine1-5/+0
2016-08-26clk: Simplify __of_clk_get_hw_from_provider()Stephen Boyd1-11/+6
2016-08-16clk: Return errors from clk providers in __of_clk_get_from_provider()Stephen Boyd1-4/+5
2016-08-13clk: use ERR_CAST() for __clk_create_clk()Masahiro Yamada1-1/+1
2016-08-13clk: core: Avoid double initialization of clocksRicardo Ribalda Delgado1-0/+4
2016-08-12clk: migrate ref counts when orphans are reunitedMichael Turquette1-2/+10
2016-07-02clk: core: support clocks which requires parents enable (part 2)Dong Aisheng1-15/+33
2016-07-02clk: core: support clocks which requires parents enable (part 1)Dong Aisheng1-0/+5
2016-07-02clk: move clk_disable_unused after clk_core_disable_unprepare functionDong Aisheng1-98/+98
2016-07-02clk: introduce clk_core_enable_lock and clk_core_disable_lock functionsDong Aisheng1-22/+63
2016-06-21clk: correct comments for __clk_determine_ratePeng Fan1-3/+1
2016-06-21clk: Remove unused variableLee Jones1-2/+1
2016-06-17Merge commit 'f17a0dd1c2e0' into clk-nextMichael Turquette1-4/+4
2016-06-15clk: Use _rcuidle suffix to allow clk_core_enable() to used from idlePaul E. McKenney1-2/+2
2016-06-15clk: Add _rcuidle tracepoints to allow clk_core_disable() use from idlePaul E. McKenney1-2/+2
2016-05-20clk: fix critical clock lockingMaxime Ripard1-0/+5
2016-05-03clk: fix comment of devm_clk_hw_register()Masahiro Yamada1-1/+1
2016-04-22Merge branch 'clk-hw-register' (early part) into clk-nextStephen Boyd1-4/+167
2016-04-20clk: Add clk_hw OF clk providersStephen Boyd1-4/+81
2016-04-20clk: Add {devm_}clk_hw_{register,unregister}() APIsStephen Boyd1-0/+86
2016-04-09clk: Provide OF helper to mark clocks as CRITICALLee Jones1-0/+35
2016-04-09clk: WARN_ON about to disable a critical clockLee Jones1-0/+6
2016-04-09clk: Allow clocks to be marked as CRITICALLee Jones1-0/+5
2016-02-27clk: Make of_clk_get_parent_count() return unsigned intsStephen Boyd1-2/+14
2016-02-26clk: Ignore disabled DT clock providersGeert Uytterhoeven1-0/+3
2016-02-26clk: skip unnecessary set_phase if nothing to doShawn Lin1-0/+5
2016-02-23clk: Update some outdated commentsStephen Boyd1-3/+3
2016-02-23Revert "clk: avoid circular clock topology"Stephen Boyd1-40/+0
2016-02-18clk: Make of_clk_get_from_provider() available to modulesAndrew F. Davis1-0/+1
2016-02-09clk: fix __clk_init_parent() for single parent clocksMasahiro Yamada1-1/+1
2016-02-07clk: Deprecate CLK_IS_ROOTStephen Boyd1-3/+3
2016-02-02clk: unlock for handling unregistered clockInsu Yun1-2/+2
2016-02-02clk: slightly optimize clk_core_set_parent()Masahiro Yamada1-1/+1
2016-02-02clk: simplify clk_fetch_parent_index() functionMasahiro Yamada1-16/+2
2016-02-02clk: make sure parent is not NULL in clk_fetch_parent_index()Masahiro Yamada1-0/+3
2016-02-02clk: walk the orphan clock list more simplyMasahiro Yamada1-15/+6
2016-02-02clk: avoid circular clock topologyMasahiro Yamada1-0/+40
2016-02-02clk: simplify __clk_init_parent()Masahiro Yamada1-34/+4
2016-02-02clk: move checking .get_parent to __clk_core_init()Masahiro Yamada1-7/+7
2016-02-02clk: replace pr_warn() with pr_err() for fatal casesMasahiro Yamada1-5/+5
2016-02-02clk: drop the initial core->parents look-ups from __clk_core_init()Masahiro Yamada1-11/+0
2016-02-02clk: simplify clk_core_get_parent_by_index()Masahiro Yamada1-7/+6
2016-02-02clk: move core->parents allocation to clk_register()Masahiro Yamada1-32/+19
2016-02-02clk: change sizeof(struct clk *) to sizeof(*core->parents)Masahiro Yamada1-4/+4
2016-02-02clk: remove unnecessary !core->parents conditionalMasahiro Yamada1-4/+1
2016-02-02clk: rename __clk_init() into __clk_core_init()Masahiro Yamada1-3/+3
2016-02-02clk: change the argument of __clk_init() into pointer to clk_coreMasahiro Yamada1-8/+5
2016-02-02clk: remove unused first argument of __clk_init()Masahiro Yamada1-3/+2
2015-12-24Merge branch 'clk-rockchip' into clk-nextMichael Turquette1-0/+18