index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
meson
/
meson8b.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-08-01
clk: meson: mpll: fix mpll0 fractional part ignored
Jerome Brunet
1
-0
/
+5
2017-06-12
clk: meson: meson8b: add compatibles for Meson8 and Meson8m2
Martin Blumenstingl
1
-1
/
+4
2017-05-29
clk: meson: meson8b: mark clk81 as critical
Martin Blumenstingl
1
-1
/
+1
2017-03-27
clk: meson8b: add the mplls clocks 0, 1 and 2
Jerome Brunet
1
-0
/
+103
2017-03-27
clk: meson8b: put dividers and muxes in tables
Jerome Brunet
1
-4
/
+18
2017-03-27
clk: meson: add missing const qualifiers on gate arrays
Jerome Brunet
1
-1
/
+1
2017-01-27
clk: meson8b: fix clk81 register address
Jerome Brunet
1
-1
/
+0
2016-09-14
clk: meson: fix CLKID_GCLK_VENCI_INT typo
Arnd Bergmann
1
-1
/
+1
2016-09-14
meson: clk: Use builtin_platform_driver to simplify the code
Wei Yongjun
1
-5
/
+1
2016-09-02
meson: clk: Add support for clock gates
Alexander Müller
1
-0
/
+249
2016-09-02
clk: meson: Copy meson8b CLKID defines to private header file
Alexander Müller
1
-1
/
+0
2016-09-02
meson: clk: Rename register names according to Amlogic datasheet
Alexander Müller
1
-13
/
+13
2016-09-02
meson: clk: Move register definitions to meson8b.h
Alexander Müller
1
-16
/
+1
2016-09-02
clk: meson: Rename meson8b-clkc.c to reflect gxbb naming convention
Alexander Müller
1
-0
/
+447