index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
meson
Age
Commit message (
Expand
)
Author
Files
Lines
2023-10-23
clk: meson: S4: select CONFIG_COMMON_CLK_MESON_CLKC_UTILS
Arnd Bergmann
1
-0
/
+2
2023-09-27
clk: meson: S4: add support for Amlogic S4 SoC peripheral clock controller
Yu Tu
4
-0
/
+3881
2023-09-27
clk: meson: S4: add support for Amlogic S4 SoC PLL clock driver
Yu Tu
4
-0
/
+918
2023-08-31
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
28
-3287
/
+2727
2023-08-31
Merge branches 'clk-versa', 'clk-strdup', 'clk-amlogic', 'clk-allwinner' and ...
Stephen Boyd
28
-3279
/
+2719
2023-08-08
clk: meson: axg-audio: move bindings include to main driver
Neil Armstrong
2
-3
/
+2
2023-08-08
clk: meson: meson8b: move bindings include to main driver
Neil Armstrong
2
-7
/
+3
2023-08-08
clk: meson: a1: move bindings include to main driver
Neil Armstrong
4
-6
/
+4
2023-08-08
clk: meson: eeclk: move bindings include to main driver
Neil Armstrong
6
-9
/
+6
2023-08-08
clk: meson: aoclk: move bindings include to main driver
Neil Armstrong
6
-45
/
+9
2023-08-08
dt-bindings: clk: axg-audio-clkc: expose all clock ids
Neil Armstrong
1
-70
/
+0
2023-08-08
dt-bindings: clk: amlogic,a1-pll-clkc: expose all clock ids
Neil Armstrong
1
-15
/
+0
2023-08-08
dt-bindings: clk: amlogic,a1-peripherals-clkc: expose all clock ids
Neil Armstrong
1
-63
/
+0
2023-08-08
dt-bindings: clk: meson8b-clkc: expose all clock ids
Neil Armstrong
1
-108
/
+0
2023-08-08
dt-bindings: clk: g12a-aoclkc: expose all clock ids
Neil Armstrong
1
-17
/
+0
2023-08-08
dt-bindings: clk: g12a-clks: expose all clock ids
Neil Armstrong
1
-140
/
+0
2023-08-08
dt-bindings: clk: axg-clkc: expose all clock ids
Neil Armstrong
1
-58
/
+0
2023-08-08
dt-bindings: clk: gxbb-clkc: expose all clock ids
Neil Armstrong
1
-76
/
+0
2023-08-08
clk: meson: migrate axg-audio out of hw_onecell_data to drop NR_CLKS
Neil Armstrong
3
-428
/
+424
2023-08-08
clk: meson: migrate meson8b out of hw_onecell_data to drop NR_CLKS
Neil Armstrong
3
-658
/
+660
2023-08-08
clk: meson: migrate a1 clock drivers out of hw_onecell_data to drop NR_CLKS
Neil Armstrong
5
-180
/
+183
2023-08-08
clk: meson: migrate meson-aoclk out of hw_onecell_data to drop NR_CLKS
Neil Armstrong
9
-73
/
+68
2023-08-08
clk: meson: migrate meson-eeclk out of hw_onecell_data to drop NR_CLKS
Neil Armstrong
9
-1323
/
+1312
2023-08-08
clk: meson: introduce meson-clkc-utils
Neil Armstrong
4
-0
/
+48
2023-07-19
clk: Explicitly include correct DT includes
Rob Herring
8
-8
/
+8
2023-07-11
clk: meson: change usleep_range() to udelay() for atomic context
Dmitry Rokosov
1
-2
/
+2
2023-06-15
clk: meson: pll: remove unneeded semicolon
Jiapeng Chong
1
-1
/
+1
2023-06-13
clk: meson: a1: Staticize rtc clk
Stephen Boyd
1
-1
/
+1
2023-05-30
clk: meson: a1: add Amlogic A1 Peripherals clock controller driver
Dmitry Rokosov
4
-0
/
+2367
2023-05-30
clk: meson: a1: add Amlogic A1 PLL clock controller driver
Dmitry Rokosov
4
-0
/
+414
2023-05-30
clk: meson: introduce new pll power-on sequence for A1 SoC family
Dmitry Rokosov
2
-0
/
+25
2023-05-30
clk: meson: make pll rst bit as optional
Dmitry Rokosov
1
-7
/
+17
2023-01-13
clk: meson: clk-cpu-dyndiv: switch from .round_rate to .determine_rate
Martin Blumenstingl
1
-5
/
+4
2023-01-13
clk: meson: sclk-div: switch from .round_rate to .determine_rate
Martin Blumenstingl
1
-5
/
+6
2023-01-13
clk: meson: dualdiv: switch from .round_rate to .determine_rate
Martin Blumenstingl
1
-8
/
+13
2023-01-13
clk: meson: mpll: Switch from .round_rate to .determine_rate
Martin Blumenstingl
1
-7
/
+13
2022-12-12
Merge branches 'clk-bindings', 'clk-renesas', 'clk-amlogic', 'clk-allwinner' ...
Stephen Boyd
1
-8
/
+12
2022-11-23
clk: Remove a useless include
Christophe JAILLET
1
-1
/
+0
2022-11-08
clk: meson: pll: add pcie lock retry workaround
Heiner Kallweit
1
-4
/
+8
2022-11-08
clk: meson: pll: adjust timeout in meson_clk_pll_wait_lock()
Heiner Kallweit
1
-4
/
+4
2022-08-20
clk: meson: Hold reference returned by of_get_parent()
Liang He
3
-3
/
+12
2022-06-16
clk: meson: axg-audio: Don't duplicate devm_clk_get_enabled()
Uwe Kleine-König
1
-32
/
+4
2022-03-12
clk: cleanup comments
Tom Rix
1
-1
/
+1
2021-11-30
clk: meson: gxbb: Fix the SDM_EN bit for MPLL0 on GXBB
Martin Blumenstingl
1
-3
/
+41
2021-09-23
clk: meson: meson8b: Make the video clock trees mutable
Martin Blumenstingl
1
-38
/
+38
2021-09-23
clk: meson: meson8b: Initialize the HDMI PLL registers
Martin Blumenstingl
2
-5
/
+48
2021-09-23
clk: meson: meson8b: Add the HDMI PLL M/N parameters
Martin Blumenstingl
1
-0
/
+22
2021-09-23
clk: meson: meson8b: Add the vid_pll_lvds_en gate clock
Martin Blumenstingl
2
-2
/
+24
2021-09-23
clk: meson: meson8b: Use CLK_SET_RATE_NO_REPARENT for vclk{,2}_in_sel
Martin Blumenstingl
1
-2
/
+2
2021-09-23
clk: meson: meson8b: Export the video clocks
Martin Blumenstingl
1
-11
/
+1
[next]