index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
Age
Commit message (
Expand
)
Author
Files
Lines
2023-06-26
Merge branches 'clk-renesas', 'clk-determine-rate', 'clk-allwinner', 'clk-sam...
Stephen Boyd
6
-49
/
+27
2023-06-09
clk: renesas: r9a06g032: Add a determine_rate hook
Maxime Ripard
1
-0
/
+1
2023-06-05
clk: renesas: rzg2l: Convert to readl_poll_timeout_atomic()
Geert Uytterhoeven
1
-11
/
+5
2023-06-05
clk: renesas: mstp: Convert to readl_poll_timeout_atomic()
Geert Uytterhoeven
1
-11
/
+7
2023-06-05
clk: renesas: cpg-mssr: Convert to readl_poll_timeout_atomic()
Geert Uytterhoeven
1
-20
/
+11
2023-05-23
clk: renesas: rzg2l: Fix CPG_SIPLL5_CLK1 register write
Biju Das
2
-7
/
+2
2023-05-08
clk: renesas: r8a779a0: Add PWM clock
Wolfram Sang
1
-0
/
+1
2023-04-30
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
7
-204
/
+591
2023-04-13
clk: renesas: remove MODULE_LICENSE in non-modules
Nick Alcock
2
-2
/
+0
2023-03-30
clk: renesas: r8a77980: Add I2C5 clock
Nikita Yushchenko
1
-0
/
+1
2023-03-16
clk: renesas: Convert to platform remove callback returning void
Uwe Kleine-König
1
-4
/
+2
2023-03-10
clk: renesas: r9a06g032: Improve clock tables
Ralph Siemsen
1
-153
/
+407
2023-03-10
clk: renesas: r9a06g032: Document structs
Ralph Siemsen
1
-1
/
+49
2023-03-10
clk: renesas: r9a06g032: Drop unused fields
Ralph Siemsen
1
-5
/
+10
2023-03-10
clk: renesas: r9a06g032: Improve readability
Ralph Siemsen
1
-41
/
+80
2023-03-10
clk: renesas: r8a77980: Add Z2 clock
Geert Uytterhoeven
1
-0
/
+1
2023-03-10
clk: renesas: r8a77970: Add Z2 clock
Geert Uytterhoeven
1
-0
/
+1
2023-03-06
clk: renesas: r8a77995: Fix VIN parent clock
Geert Uytterhoeven
1
-1
/
+1
2023-03-06
clk: renesas: r8a77980: Add VIN clocks
Niklas Söderlund
1
-0
/
+16
2023-03-06
clk: renesas: r8a779g0: Add VIN clocks
Niklas Söderlund
1
-0
/
+16
2023-03-06
clk: renesas: r8a779g0: Add ISPCS clocks
Niklas Söderlund
1
-0
/
+2
2023-03-06
clk: renesas: r8a779g0: Add CSI-2 clocks
Niklas Söderlund
1
-0
/
+3
2023-03-06
clk: renesas: r8a779g0: Add thermal clock
Geert Uytterhoeven
1
-0
/
+1
2023-03-06
clk: renesas: r8a779g0: Add Audio clocks
Kuninori Morimoto
1
-0
/
+2
2023-03-06
clk: renesas: cpg-mssr: Update MSSR register range for R-Car V4H
Takeshi Kihara
1
-4
/
+4
2023-02-10
clk: renesas: rcar-gen3: Disable R-Car H3 ES1.*
Wolfram Sang
5
-173
/
+13
2023-01-26
clk: renesas: r8a779g0: Add CAN-FD clocks
Geert Uytterhoeven
1
-0
/
+2
2023-01-26
clk: renesas: r8a779g0: Tidy up DMAC name on SYS-DMAC
Kuninori Morimoto
1
-2
/
+2
2023-01-26
clk: renesas: r8a779a0: Tidy up DMAC name on SYS-DMAC
Kuninori Morimoto
1
-2
/
+2
2023-01-24
clk: renesas: r8a779g0: Add custom clock for PLL2
Geert Uytterhoeven
3
-7
/
+164
2023-01-23
clk: renesas: cpg-mssr: Remove superfluous check in resume code
Geert Uytterhoeven
1
-3
/
+2
2023-01-23
clk: renesas: r9a06g032: Handle h2mode setting based on USBF presence
Herve Codina
1
-0
/
+28
2023-01-12
clk: renesas: cpg-mssr: Fix use after free if cpg_mssr_common_init() failed
Alexey Khoroshilov
1
-1
/
+2
2023-01-12
clk: renesas: r9a07g044: Add clock and reset entries for CRU
Lad Prabhakar
1
-1
/
+25
2022-12-27
clk: renesas: r9a09g011: Add SDHI/eMMC clock and reset entries
Phil Edworthy
1
-0
/
+20
2022-12-27
clk: renesas: r9a09g011: Add USB clock and reset entries
Biju Das
1
-0
/
+21
2022-12-27
clk: renesas: r9a09g011: Add TIM clock and reset entries
Biju Das
1
-0
/
+22
2022-12-26
clk: renesas: r8a779g0: Add display related clocks
Tomi Valkeinen
1
-0
/
+9
2022-12-26
clk: renesas: rcar-gen4: Restore PLL enum sort order
Geert Uytterhoeven
1
-1
/
+1
2022-12-26
clk: renesas: r8a779g0: Fix OSC predividers
Geert Uytterhoeven
1
-4
/
+4
2022-12-26
clk: renesas: r9a09g011: Add PWM clock and reset entries
Biju Das
1
-0
/
+10
2022-11-16
clk: renesas: r8a779f0: Fix Ethernet Switch clocks
Geert Uytterhoeven
1
-2
/
+2
2022-11-15
clk: renesas: r8a779g0: Add Z0 clock support
Geert Uytterhoeven
1
-0
/
+1
2022-11-08
clk: renesas: r8a779g0: Add CMT clocks
Wolfram Sang
1
-0
/
+4
2022-11-08
clk: renesas: r8a779g0: Add TMU and SASYNCRT clocks
Wolfram Sang
1
-0
/
+6
2022-11-08
clk: renesas: r8a779f0: Fix SCIF parent clocks
Wolfram Sang
1
-4
/
+4
2022-11-08
clk: renesas: r8a779f0: Fix HSCIF parent clocks
Wolfram Sang
1
-4
/
+4
2022-11-01
clk: renesas: r9a06g032: Repair grave increment error
Marek Vasut
1
-2
/
+1
2022-10-28
clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PM
Lad Prabhakar
2
-15
/
+28
2022-10-26
clk: renesas: rzg2l: Fix typo in struct rzg2l_cpg_priv kerneldoc
Lad Prabhakar
1
-1
/
+1
[next]