index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
gt
/
intel_engine_regs.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-11-08
drm/i915/xelpmp: Add Wa_16021867713
Gustavo Sousa
1
-0
/
+2
2023-10-31
drm/i915: Set copy engine arbitration for Wa_16018031267 / Wa_16018063123
Jonathan Cavitt
1
-0
/
+3
2023-10-31
drm/i915: Add WABB blit for Wa_16018031267 / Wa_16018063123
Andrzej Hajda
1
-0
/
+3
2023-09-19
drm/i915/lrc: User PXP contexts requires runalone bit in lrc
Alan Previn
1
-0
/
+1
2023-01-18
drm/i915: Move/adjust register definitions related to Wa_22011450934
Matt Roper
1
-0
/
+1
2022-10-27
drm/i915/perf: Fix noa wait predication for DG2
Umesh Nerlige Ramappa
1
-0
/
+1
2022-09-14
drm/i915/gt: Explicitly clear BB_OFFSET for new contexts
Chris Wilson
1
-0
/
+1
2022-06-02
drm/i915: Add extra registers to GPU error dump
Stuart Summers
1
-0
/
+5
2022-06-01
drm/i915/pvc: Add initial PVC workarounds
Stuart Summers
1
-1
/
+4
2022-05-02
drm/i915/gt: Clear SET_PREDICATE_RESULT prior to executing the ring
Chris Wilson
1
-0
/
+1
2022-05-02
drm/i915/selftests: Skip poisoning SET_PREDICATE_RESULT on dg2
Chris Wilson
1
-0
/
+1
2022-04-19
drm/i915: Add Wa_22011802037 force cs halt
Tilak Tangudu
1
-0
/
+1
2022-02-16
drm/i915/gt: Use parameterized RING_MI_MODE
Matt Roper
1
-0
/
+6
2022-02-16
drm/i915/gt: Move SFC lock bits to intel_engine_regs.h
Matt Roper
1
-0
/
+17
2022-02-02
drm/i915: Parameterize MI_PREDICATE registers
Matt Roper
1
-0
/
+11
2022-02-02
drm/i915: Parameterize R_PWR_CLK_STATE register definition
Matt Roper
1
-0
/
+15
2022-01-12
drm/i915/gt: Move engine registers to their own header
Matt Roper
1
-0
/
+197