summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/xe/regs
AgeCommit message (Expand)AuthorFilesLines
2023-12-21drm/xe/xe2: Update MOCS fields in blitter instructionsHaridhar Kalvala1-0/+4
2023-12-21drm/xe/xe2: Set tile y type in XY_FAST_COPY_BLT to Tile4Haridhar Kalvala1-0/+2
2023-12-21drm/xe: Rename MEM_SET instructionHaridhar Kalvala1-3/+3
2023-12-21drm/xe: Adjust mocs field mask definitionsHaridhar Kalvala1-2/+2
2023-12-21drm/xe/xe2: Extend reserved stolen sizesLucas De Marchi1-1/+1
2023-12-21drm/xe: Add Wa_18028616096Shekhar Chauhan1-0/+1
2023-12-21drm/xe/wa: Apply tile workarounds at probe/resumeMatt Roper1-0/+3
2023-12-21drm/xe/pmu: Enable PMU interfaceAravind Iddamsetty1-0/+5
2023-12-21drm/xe/pvc: Force even num engines to use 64BNiranjana Vishwanathapura1-0/+1
2023-12-21drm/xe/pvc: Blacklist BCS_SWCTRL registerNiranjana Vishwanathapura1-0/+2
2023-12-21drm/xe/xe2: Program GuC's MOCS on Xe2 and beyondMatt Roper1-1/+1
2023-12-21drm/xe/xe2: Handle fused-off CCS enginesMatt Roper1-0/+1
2023-12-21drm/xe/xe2: Add MCR register steering for primary GTMatt Roper1-0/+1
2023-12-21drm/xe/xe2: Add GT topology readoutMatt Roper1-0/+3
2023-12-21drm/xe: enable idle msg and set hysteresis for GSCCSDaniele Ceraolo Spurio1-0/+4
2023-12-21drm/xe: GSC forcewake supportDaniele Ceraolo Spurio1-0/+2
2023-12-21drm/xe: add GSCCS irq supportDaniele Ceraolo Spurio1-0/+2
2023-12-21drm/xe: base definitions for the GSCCSDaniele Ceraolo Spurio2-0/+2
2023-12-21drm/xe/dg2: Remove Wa_15010599737Shekhar Chauhan1-3/+0
2023-12-21drm/xe: Add Wa_14015150844 for DG2 and Xe_LPGMatt Roper1-0/+1
2023-12-21drm/xe: Sort xe_regs.hLucas De Marchi1-30/+33
2023-12-21drm/xe: Carve out top of DSM as reservedLucas De Marchi1-0/+3
2023-12-21drm/xe/mtl: Add support to get C6 residency/status of MTLBadal Nilawar1-2/+9
2023-12-21drm/xe/mtl: Add some initial MTL workaroundsMatt Roper1-0/+8
2023-12-20drm/xe: Emit a render cache flush after each rcs/ccs batchThomas Hellström1-0/+3
2023-12-20drm/xe: Invalidate TLB also on bind if in scratch page modeThomas Hellström1-0/+1
2023-12-20drm/xe: Don't hardcode GuC's MOCS index in register headerMatt Roper1-4/+1
2023-12-20drm/xe: Reformat xe_guc_regs.hMatt Roper1-93/+93
2023-12-20drm/xe: Reinstate media GT supportMatt Roper1-0/+8
2023-12-20drm/xe: Rework size helper to be a little more correctMichael J. Ruhl1-1/+1
2023-12-20drm/xe: Add stepping support for GMD_ID platformsMatt Roper1-1/+1
2023-12-20drm/xe: Move Media GuC register definition to regs/Michal Wajdeczko1-0/+2
2023-12-20drm/xe: Rename reg field to addrLucas De Marchi1-3/+3
2023-12-20drm/xe/guc: Handle RCU_MODE as masked from definitionLucas De Marchi1-1/+1
2023-12-20drm/xe: Set default MOCS value for copy cs instructionsJosé Roberto de Souza1-0/+6
2023-12-20drm/xe: Set default MOCS value for cs instructionsJosé Roberto de Souza1-0/+12
2023-12-20drm/xe: Annotate masked registers used by RTPLucas De Marchi2-25/+25
2023-12-20drm/xe: Use XE_REG/XE_REG_MCRLucas De Marchi5-209/+201
2023-12-20drm/xe: Introduce xe_reg/xe_reg_mcrLucas De Marchi1-0/+95
2023-12-20drm/xe: Use REG_FIELD/REG_BIT for all regs/*.hLucas De Marchi3-52/+42
2023-12-20drm/xe: Drop gen afixes from registersLucas De Marchi5-140/+134
2023-12-20drm/xe/guc: Convert GuC registers to REG_FIELD/REG_BITLucas De Marchi1-87/+78
2023-12-20drm/xe/guc: Move GuC registers to regs/Lucas De Marchi1-0/+154
2023-12-20drm/xe: Rename instruction field to avoid confusionLucas De Marchi1-2/+2
2023-12-20drm/xe: Rename RC0/RC6 macrosLucas De Marchi1-2/+2
2023-12-20drm/xe: Fix print of RING_EXECLIST_SQ_CONTENTS_HIRodrigo Vivi1-1/+2
2023-12-20drm/xe: Drop GFX_FLSH_CNTL_GEN6 write during GGTT invalidationMatt Roper1-3/+0
2023-12-20drm/xe: Select graphics/media descriptors from GMD_IDMatt Roper1-0/+6
2023-12-20drm/xe/irq: Drop unnecessary GEN11_ and GEN12_ register prefixesMatt Roper2-27/+27
2023-12-20drm/xe/irq: Add helpers to find ISR/IIR/IMR/IER registersMatt Roper1-9/+2
generated by cgit v1.2.3 (git 2.39.0) at 2024-08-28 13:00:16 +0300