index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
hwtracing
/
intel_th
/
pci.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-07-08
intel_th: pci: Add Raptor Lake-S CPU support
Alexander Shishkin
1
-0
/
+5
2022-07-08
intel_th: pci: Add Raptor Lake-S PCH support
Alexander Shishkin
1
-0
/
+5
2022-07-08
intel_th: pci: Add Meteor Lake-P support
Alexander Shishkin
1
-0
/
+5
2022-07-08
intel_th: Fix a resource leak in an error handling path
Christophe JAILLET
1
-2
/
+8
2021-04-16
intel_th: pci: Add Alder Lake-M support
Alexander Shishkin
1
-0
/
+5
2021-04-16
intel_th: pci: Add Rocket Lake CPU support
Alexander Shishkin
1
-0
/
+5
2021-04-16
intel_th: Constify all drvdata references
Alexander Shishkin
1
-1
/
+1
2021-01-21
intel_th: pci: Add Alder Lake-P support
Alexander Shishkin
1
-0
/
+5
2020-10-05
intel_th: pci: Add Alder Lake CPU support
Alexander Shishkin
1
-0
/
+5
2020-10-05
intel_th: pci: Add Alder Lake-S support
Alexander Shishkin
1
-0
/
+5
2020-07-10
intel_th: pci: Add Emmitsburg PCH support
Alexander Shishkin
1
-0
/
+5
2020-07-10
intel_th: pci: Add Tiger Lake PCH-H support
Alexander Shishkin
1
-0
/
+5
2020-07-10
intel_th: pci: Add Jasper Lake CPU support
Alexander Shishkin
1
-0
/
+5
2020-03-23
Merge 5.6-rc7 into char-misc-next
Greg Kroah-Hartman
1
-0
/
+5
2020-03-18
intel_th: pci: Add Elkhart Lake CPU support
Alexander Shishkin
1
-0
/
+5
2020-03-18
intel_th: Disallow multi mode on devices where it's broken
Alexander Shishkin
1
-2
/
+6
2019-12-17
intel_th: pci: Add Elkhart Lake SOC support
Alexander Shishkin
1
-0
/
+5
2019-12-17
intel_th: pci: Add Comet Lake PCH-V support
Alexander Shishkin
1
-0
/
+5
2019-11-20
intel_th: pci: Add Tiger Lake CPU support
Alexander Shishkin
1
-0
/
+5
2019-11-20
intel_th: pci: Add Ice Lake CPU support
Alexander Shishkin
1
-0
/
+5
2019-11-04
intel_th: pci: Add Jasper Lake PCH support
Alexander Shishkin
1
-0
/
+5
2019-11-04
intel_th: pci: Add Comet Lake PCH support
Alexander Shishkin
1
-0
/
+5
2019-08-28
intel_th: pci: Add Tiger Lake support
Alexander Shishkin
1
-0
/
+5
2019-08-28
intel_th: pci: Add support for another Lewisburg PCH
Alexander Shishkin
1
-0
/
+5
2019-07-03
intel_th: pci: Add Ice Lake NNPI support
Alexander Shishkin
1
-0
/
+5
2019-05-07
Merge tag 'char-misc-5.2-rc1-part2' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
1
-4
/
+28
2019-05-03
intel_th: Only report useful IRQs to subdevices
Alexander Shishkin
1
-0
/
+1
2019-05-03
intel_th: pci: Use MSI interrupt signalling
Alexander Shishkin
1
-6
/
+10
2019-05-03
intel_th: Communicate IRQ via resource
Alexander Shishkin
1
-2
/
+7
2019-05-03
intel_th: Add "rtit" source device
Alexander Shishkin
1
-3
/
+8
2019-05-03
intel_th: Rework resource passing between glue layers and core
Alexander Shishkin
1
-3
/
+12
2019-04-25
intel_th: pci: Add Comet Lake support
Alexander Shishkin
1
-0
/
+5
2018-09-18
intel_th: pci: Add Ice Lake PCH support
Alexander Shishkin
1
-0
/
+5
2018-03-28
intel_th: Add SPDX GPL-2.0 header to replace GPLv2 boilerplate
Alexander Shishkin
1
-9
/
+1
2017-09-22
intel_th: pci: Add Lewisburg PCH support
Alexander Shishkin
1
-0
/
+5
2017-09-22
intel_th: pci: Add Cedar Fork PCH support
Alexander Shishkin
1
-0
/
+5
2017-08-25
intel_th: Perform time resync on capture start
Alexander Shishkin
1
-3
/
+53
2017-08-25
intel_th: pci: Use drvdata for quirks
Alexander Shishkin
1
-1
/
+2
2017-08-25
intel_th: pci: Add Cannon Lake PCH-LP support
Alexander Shishkin
1
-0
/
+5
2017-08-25
intel_th: pci: Add Cannon Lake PCH-H support
Alexander Shishkin
1
-0
/
+5
2017-08-25
intel_th: pci: Enable bus mastering
Alexander Shishkin
1
-0
/
+2
2017-03-15
intel_th: pci: Add Gemini Lake support
Alexander Shishkin
1
-0
/
+5
2017-03-15
intel_th: pci: Add Denverton SOC support
Alexander Shishkin
1
-0
/
+5
2016-07-14
intel_th: pci: Add Kaby Lake PCH-H support
Alexander Shishkin
1
-0
/
+5
2016-04-19
intel_th: pci: Add Broxton-M SOC support
Alexander Shishkin
1
-0
/
+5
2016-02-21
intel_th: Set root device's drvdata early
Alexander Shishkin
1
-2
/
+0
2016-02-08
intel_th: pci: Add Broxton SOC support
Alexander Shishkin
1
-0
/
+5
2016-02-08
intel_th: pci: Add Apollo Lake SOC support
Alexander Shishkin
1
-0
/
+5
2015-10-04
intel_th: Add pci glue layer for Intel(R) Trace Hub
Alexander Shishkin
1
-0
/
+86