index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
irqchip
/
irq-bcm7120-l2.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-04-01
IRQCHIP: bcm7120-l2: Add support for BCM3380-style controllers
Kevin Cernekee
1
-4
/
+51
2015-04-01
IRQCHIP: bcm7120-l2: Split STB-specific logic into its own function
Kevin Cernekee
1
-55
/
+68
2015-04-01
IRQCHIP: bcm7120-l2: Refactor driver for arbitrary IRQEN/IRQSTAT offsets
Kevin Cernekee
1
-13
/
+28
2014-12-10
Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...
Linus Torvalds
1
-69
/
+105
2014-11-26
irqchip: bcm7120-l2: Fix error handling of irq_of_parse_and_map
Dmitry Torokhov
1
-2
/
+2
2014-11-09
irqchip: bcm7120-l2: Convert driver to use irq_reg_{readl,writel}
Kevin Cernekee
1
-10
/
+14
2014-11-09
irqchip: bcm7120-l2: Decouple driver from brcmstb-l2
Kevin Cernekee
1
-1
/
+1
2014-11-09
irqchip: bcm7120-l2: Extend driver to support 64+ bit controllers
Kevin Cernekee
1
-49
/
+95
2014-11-09
irqchip: bcm7120-l2: Use gc->mask_cache to simplify suspend/resume functions
Kevin Cernekee
1
-8
/
+3
2014-11-09
irqchip: bcm7120-l2: Fix missing nibble in gc->unused mask
Kevin Cernekee
1
-1
/
+1
2014-11-09
irqchip: bcm7120-l2: Make sure all register accesses use base+offset
Kevin Cernekee
1
-3
/
+3
2014-11-09
irqchip: bcm7120-l2: Eliminate bad IRQ check
Kevin Cernekee
1
-11
/
+2
2014-09-14
irqchip: bcm7120-l2: Add Broadcom BCM7120-style Level 2 interrupt controller
Florian Fainelli
1
-0
/
+219