summaryrefslogtreecommitdiff
path: root/drivers/pci/host/pcie-designware.c
AgeCommit message (Expand)AuthorFilesLines
2017-02-21PCI: Move DesignWare IP support to new drivers/pci/dwc/ directoryKishon Vijay Abraham I1-902/+0
2017-01-10PCI: designware: Check for iATU unroll only on platforms that use ATUMurali Karicheri1-5/+5
2016-11-04PCI: designware: Check for iATU unroll support after initializing hostNiklas Cassel1-2/+5
2016-10-11PCI: designware: Swap order of dw_pcie_writel_unroll() reg/val argumentsBjorn Helgaas1-16/+16
2016-10-11PCI: designware: Uninline register accessorsBjorn Helgaas1-2/+2
2016-10-11PCI: designware: Export dw_pcie_readl_rc(), dw_pcie_writel_rc()Bjorn Helgaas1-2/+2
2016-10-11PCI: designware: Swap order of dw_pcie_writel_rc() reg/val argumentsBjorn Helgaas1-24/+24
2016-10-11PCI: designware: Simplify pcie_host_ops.readl_rc() and .writel_rc() interfacesBjorn Helgaas1-2/+2
2016-10-11PCI: designware: Simplify dw_pcie_readl_unroll(), dw_pcie_writel_unroll()Kishon Vijay Abraham I1-8/+2
2016-10-06PCI: designware: Rename dw_pcie_valid_config() to dw_pcie_valid_device()Bjorn Helgaas1-4/+4
2016-10-05Merge branches 'pci/host-aardvark', 'pci/host-altera', 'pci/host-artpec', 'pc...Bjorn Helgaas1-35/+141
2016-10-03Merge branch 'pci/virtualization' into nextBjorn Helgaas1-7/+0
2016-10-03Merge branch 'pci/enumeration' into nextBjorn Helgaas1-9/+12
2016-09-13PCI: designware: Relax device number checking to allow SR-IOVPo Liu1-7/+0
2016-09-06PCI: designware: Fix pci_remap_iospace() failure pathLorenzo Pieralisi1-9/+12
2016-08-24PCI: designware: Exchange viewport of `MEMORYs' and `CFGs/IOs'Dong Bo1-5/+5
2016-08-23PCI: designware: Make explicitly non-modularPaul Gortmaker1-5/+0
2016-08-22PCI: designware: Keep viewport fixed for IO transaction if num_viewport > 2Pratyush Anand1-7/+19
2016-08-18PCI: designware: Check LTSSM training bit before deciding link is upJisheng Zhang1-2/+4
2016-08-17PCI: designware: Add iATU Unroll featureJoao Pinto1-11/+86
2016-08-17PCI: designware: Wait for iATU enableJoao Pinto1-3/+15
2016-08-17PCI: designware: Move link wait definitions to .c fileJoao Pinto1-0/+5
2016-08-17PCI: designware: Return data directly from dw_pcie_readl_rc()Bjorn Helgaas1-10/+10
2016-06-20PCI: designware: Simplify host bridge window iterationBjorn Helgaas1-5/+1
2016-06-20PCI: designware: Request host bridge window resourcesBjorn Helgaas1-0/+4
2016-06-20PCI: designware: Free bridge resource list on failureBjorn Helgaas1-7/+17
2016-05-03PCI: designware: Remove incorrect RC memory base/limit configurationGabriele Paoloni1-8/+0
2016-04-06PCI: designware: Move Root Complex setup code to dw_pcie_setup_rc()Jisheng Zhang1-20/+19
2016-03-15PCI: designware: Add default link up check if sub-driver doesn't overrideJoao Pinto1-1/+9
2016-03-15PCI: designware: Add generic dw_pcie_wait_for_link()Joao Pinto1-0/+19
2016-02-09PCI: designware: Remove PCI_PROBE_ONLY handlingLorenzo Pieralisi1-6/+4
2016-02-09PCI: designware: Explain why we don't program ATU for some platformsJisheng Zhang1-0/+5
2016-01-21Merge tag 'pci-v4.5-changes' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds1-36/+26
2016-01-15Merge branches 'pci/host', 'pci/host-designware', 'pci/host-hisi', 'pci/host-...Bjorn Helgaas1-36/+26
2016-01-11PCI: designware: Make config accessor override checking symmetricBjorn Helgaas1-6/+6
2016-01-06PCI: designware: Simplify control flowBjorn Helgaas1-36/+18
2016-01-05PCI: designware: Ensure ATU is enabled before IO/conf space accessesStanimir Varbanov1-0/+8
2015-11-24PCI: designware: Remove incorrect io_base assignmentStanimir Varbanov1-1/+0
2015-11-02PCI: designware: Make driver arch-agnosticZhou Wang1-91/+39
2015-11-02PCI: designware: Use of_pci_get_host_bridge_resources() to parse DTZhou Wang1-53/+46
2015-11-02Revert "PCI: designware: Program ATU with untranslated address"Zhou Wang1-30/+11
2015-11-02PCI: designware: Move calculation of bus addresses to DRA7xxGabriele Paoloni1-11/+4
2015-11-02PCI: designware: Make "num-lanes" an optional DT propertyGabriele Paoloni1-4/+6
2015-11-02PCI: designware: Require config accesses to be naturally alignedGabriele Paoloni1-0/+8
2015-11-02PCI: designware: Simplify dw_pcie_cfg_read/write() interfacesGabriele Paoloni1-16/+12
2015-11-02PCI: designware: Use exact access size in dw_pcie_cfg_read()Gabriele Paoloni1-6/+8
2015-11-02PCI: designware: Set up high part of MSI target addressLucas Stach1-5/+12
2015-09-18PCI: designware: Implement multivector MSI IRQ setupLucas Stach1-0/+31
2015-09-18PCI: designware: Factor out MSI msg setupLucas Stach1-11/+17
2015-09-18PCI: designware: Fix PORT_LOGIC_LINK_WIDTH_MASKZhou Wang1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-08-07 04:51:11 +0300