index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tools
/
testing
/
cxl
/
Kbuild
Age
Commit message (
Expand
)
Author
Files
Lines
2023-02-15
Merge branch 'for-6.3/cxl-rr-emu' into cxl/next
Dan Williams
1
-0
/
+1
2023-02-15
cxl/port: Export cxl_dvsec_rr_decode() to cxl_port
Dave Jiang
1
-0
/
+1
2023-01-06
tools/testing/cxl: Prevent cxl_test from confusing production modules
Dan Williams
1
-0
/
+6
2023-01-05
cxl/pci: Move tracepoint definitions to drivers/cxl/core/
Dan Williams
1
-0
/
+2
2022-12-05
Merge branch 'for-6.2/cxl-security' into for-6.2/cxl
Dan Williams
1
-0
/
+1
2022-12-03
cxl/acpi: Extract component registers of restricted hosts from RCRB
Robert Richter
1
-0
/
+1
2022-12-01
cxl/pmem: Introduce nvdimm_security_ops with ->get_flags() operation
Dave Jiang
1
-0
/
+1
2022-07-22
cxl/region: Add region creation support
Ben Widawsky
1
-0
/
+1
2022-05-19
cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()
Dan Williams
1
-2
/
+1
2022-05-19
cxl/mem: Consolidate CXL DVSEC Range enumeration in the core
Dan Williams
1
-0
/
+1
2022-05-19
cxl/pci: Move cxl_await_media_ready() to the core
Dan Williams
1
-0
/
+1
2022-02-09
cxl/mem: Add the cxl_mem driver
Ben Widawsky
1
-0
/
+6
2022-02-09
cxl/port: Add a driver for 'struct cxl_port' objects
Ben Widawsky
1
-0
/
+5
2022-02-09
cxl/core/hdm: Add CXL standard decoder enumeration to the core
Dan Williams
1
-0
/
+4
2022-02-09
cxl/core: Generalize dport enumeration in the core
Dan Williams
1
-1
/
+2
2022-02-09
cxl/pmem: Introduce a find_cxl_root() helper
Dan Williams
1
-2
/
+0
2022-02-09
cxl/core/port: Rename bus.c to port.c
Dan Williams
1
-1
/
+1
2021-11-15
cxl/test: Mock acpi_table_parse_cedt()
Dan Williams
1
-2
/
+1
2021-09-22
tools/testing/cxl: Introduce a mock memory device + driver
Dan Williams
1
-0
/
+2
2021-09-21
tools/testing/cxl: Introduce a mocked-up CXL port hierarchy
Dan Williams
1
-0
/
+36