summaryrefslogtreecommitdiff
path: root/tools/perf/pmu-events/arch/riscv/thead/c900-legacy/cache.json
blob: 2b142348d6359208064bcfb825ad796a0b233a3e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
[
  {
    "EventName": "L1_ICACHE_ACCESS",
    "EventCode": "0x00000001",
    "BriefDescription": "L1 instruction cache access"
  },
  {
    "EventName": "L1_ICACHE_MISS",
    "EventCode": "0x00000002",
    "BriefDescription": "L1 instruction cache miss"
  },
  {
    "EventName": "ITLB_MISS",
    "EventCode": "0x00000003",
    "BriefDescription": "I-UTLB miss"
  },
  {
    "EventName": "DTLB_MISS",
    "EventCode": "0x00000004",
    "BriefDescription": "D-UTLB miss"
  },
  {
    "EventName": "JTLB_MISS",
    "EventCode": "0x00000005",
    "BriefDescription": "JTLB miss"
  },
  {
    "EventName": "L1_DCACHE_READ_ACCESS",
    "EventCode": "0x0000000c",
    "BriefDescription": "L1 data cache read access"
  },
  {
    "EventName": "L1_DCACHE_READ_MISS",
    "EventCode": "0x0000000d",
    "BriefDescription": "L1 data cache read miss"
  },
  {
    "EventName": "L1_DCACHE_WRITE_ACCESS",
    "EventCode": "0x0000000e",
    "BriefDescription": "L1 data cache write access"
  },
  {
    "EventName": "L1_DCACHE_WRITE_MISS",
    "EventCode": "0x0000000f",
    "BriefDescription": "L1 data cache write miss"
  },
  {
    "EventName": "LL_CACHE_READ_ACCESS",
    "EventCode": "0x00000010",
    "BriefDescription": "LL Cache read access"
  },
  {
    "EventName": "LL_CACHE_READ_MISS",
    "EventCode": "0x00000011",
    "BriefDescription": "LL Cache read miss"
  },
  {
    "EventName": "LL_CACHE_WRITE_ACCESS",
    "EventCode": "0x00000012",
    "BriefDescription": "LL Cache write access"
  },
  {
    "EventName": "LL_CACHE_WRITE_MISS",
    "EventCode": "0x00000013",
    "BriefDescription": "LL Cache write miss"
  }
]