diff options
| author | Tom Rini <trini@konsulko.com> | 2018-01-11 21:43:36 +0300 |
|---|---|---|
| committer | Tom Rini <trini@konsulko.com> | 2018-01-11 21:43:36 +0300 |
| commit | 1a62f8597c078597a627a60afc18ff49131bffa9 (patch) | |
| tree | 454bfe632fe2c0996b906819b2e38708a3cacd6f /arch | |
| parent | 6bf634223ab6bd58a3e76cf84a9a204a4408a251 (diff) | |
| parent | 193f6fb9e8659b63afcd09f24fec92d70497ccf5 (diff) | |
| download | u-boot-1a62f8597c078597a627a60afc18ff49131bffa9.tar.xz | |
Merge git://git.denx.de/u-boot-video
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/include/asm/arch-am33xx/clock.h | 1 | ||||
| -rw-r--r-- | arch/arm/mach-omap2/am33xx/clock_am33xx.c | 7 |
2 files changed, 8 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-am33xx/clock.h b/arch/arm/include/asm/arch-am33xx/clock.h index 5399bb81f0..9dbcd3a407 100644 --- a/arch/arm/include/asm/arch-am33xx/clock.h +++ b/arch/arm/include/asm/arch-am33xx/clock.h @@ -104,6 +104,7 @@ extern const struct dpll_regs dpll_mpu_regs; extern const struct dpll_regs dpll_core_regs; extern const struct dpll_regs dpll_per_regs; extern const struct dpll_regs dpll_ddr_regs; +extern const struct dpll_regs dpll_disp_regs; extern const struct dpll_params dpll_mpu_opp[NUM_CRYSTAL_FREQ][NUM_OPPS]; extern const struct dpll_params dpll_core_1000MHz[NUM_CRYSTAL_FREQ]; extern const struct dpll_params dpll_per_192MHz[NUM_CRYSTAL_FREQ]; diff --git a/arch/arm/mach-omap2/am33xx/clock_am33xx.c b/arch/arm/mach-omap2/am33xx/clock_am33xx.c index 1780bbdb6f..9ab4d250d2 100644 --- a/arch/arm/mach-omap2/am33xx/clock_am33xx.c +++ b/arch/arm/mach-omap2/am33xx/clock_am33xx.c @@ -52,6 +52,13 @@ const struct dpll_regs dpll_ddr_regs = { .cm_div_m2_dpll = CM_WKUP + 0xA0, }; +const struct dpll_regs dpll_disp_regs = { + .cm_clkmode_dpll = CM_WKUP + 0x98, + .cm_idlest_dpll = CM_WKUP + 0x48, + .cm_clksel_dpll = CM_WKUP + 0x54, + .cm_div_m2_dpll = CM_WKUP + 0xA4, +}; + struct dpll_params dpll_mpu_opp100 = { CONFIG_SYS_MPUCLK, OSC-1, 1, -1, -1, -1, -1}; const struct dpll_params dpll_core_opp100 = { |