diff options
author | Tom Rini <trini@konsulko.com> | 2023-02-17 17:58:06 +0300 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2023-02-17 17:58:06 +0300 |
commit | fcb5117da8876fc5b2bf941528301218d1be7b1c (patch) | |
tree | 5f8229da0d0585f66a7cac857002889616a021cc /configs/evb-px5_defconfig | |
parent | 0aa9470fdf8386c18ade43506d5541a515318b76 (diff) | |
download | u-boot-fcb5117da8876fc5b2bf941528301218d1be7b1c.tar.xz |
configs: Resync with savedefconfig
Rsync all defconfig files using moveconfig.py
Signed-off-by: Tom Rini <trini@konsulko.com>
Diffstat (limited to 'configs/evb-px5_defconfig')
-rw-r--r-- | configs/evb-px5_defconfig | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/configs/evb-px5_defconfig b/configs/evb-px5_defconfig index 2e3bff8cf0..f49aa452e0 100644 --- a/configs/evb-px5_defconfig +++ b/configs/evb-px5_defconfig @@ -4,8 +4,11 @@ CONFIG_COUNTER_FREQUENCY=24000000 CONFIG_ARCH_ROCKCHIP=y CONFIG_TEXT_BASE=0x00200000 CONFIG_NR_DRAM_BANKS=1 +CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y +CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000 CONFIG_ENV_OFFSET=0x3F8000 CONFIG_DEFAULT_DEVICE_TREE="rk3368-px5-evb" +CONFIG_DM_RESET=y CONFIG_ROCKCHIP_RK3368=y CONFIG_TPL_LDSCRIPT="arch/arm/mach-rockchip/u-boot-tpl-v8.lds" CONFIG_TPL_LIBCOMMON_SUPPORT=y @@ -13,6 +16,7 @@ CONFIG_TPL_LIBGENERIC_SUPPORT=y CONFIG_SPL_DRIVERS_MISC=y CONFIG_TARGET_EVB_PX5=y CONFIG_SPL_STACK_R_ADDR=0x600000 +CONFIG_SPL_STACK=0x188000 CONFIG_SPL=y CONFIG_DEBUG_UART_BASE=0xFF1c0000 CONFIG_DEBUG_UART_CLOCK=24000000 @@ -20,8 +24,6 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y CONFIG_SPL_SPI=y CONFIG_SYS_LOAD_ADDR=0x800800 CONFIG_DEBUG_UART=y -CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y -CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000 CONFIG_ANDROID_BOOT_IMAGE=y CONFIG_FIT=y CONFIG_FIT_VERBOSE=y @@ -42,7 +44,6 @@ CONFIG_SPL_BSS_MAX_SIZE=0x20000 CONFIG_SPL_BOOTROM_SUPPORT=y # CONFIG_SPL_RAW_IMAGE_SUPPORT is not set # CONFIG_SPL_SHARES_INIT_SP_ADDR is not set -CONFIG_SPL_STACK=0x188000 CONFIG_SPL_STACK_R=y CONFIG_SPL_ATF=y CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y @@ -75,7 +76,6 @@ CONFIG_SPL_PINCTRL=y CONFIG_RAM=y CONFIG_SPL_RAM=y CONFIG_TPL_RAM=y -CONFIG_DM_RESET=y CONFIG_DEBUG_UART_SHIFT=2 CONFIG_DEBUG_UART_SKIP_INIT=y CONFIG_SYS_NS16550_MEM32=y |