summaryrefslogtreecommitdiff
path: root/arch/riscv/dts/dubhe_fpga.dts
diff options
context:
space:
mode:
Diffstat (limited to 'arch/riscv/dts/dubhe_fpga.dts')
-rw-r--r--arch/riscv/dts/dubhe_fpga.dts42
1 files changed, 36 insertions, 6 deletions
diff --git a/arch/riscv/dts/dubhe_fpga.dts b/arch/riscv/dts/dubhe_fpga.dts
index 56cd3d2a03..5a04f9b6d3 100644
--- a/arch/riscv/dts/dubhe_fpga.dts
+++ b/arch/riscv/dts/dubhe_fpga.dts
@@ -27,6 +27,41 @@
};
soc {
+ fpga_2p5mhz_clk: fpga_2p5mhz_clk {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <2500000>;
+ };
+
+ fpga_50mhz_clk: fpga_50mhz_clk {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <50000000>;
+ };
+ };
+};
+
+&gmac0 {
+ status = "okay";
+ phy-mode = "rgmii-id";
+ // clk_csr = <3>;
+ // max-speed = <10>;
+ phy-handle = <&ethernet_phy0>;
+ clocks = <&fpga_2p5mhz_clk>,
+ <&fpga_2p5mhz_clk>,
+ <&fpga_2p5mhz_clk>,
+ <&fpga_50mhz_clk>,
+ <&fpga_50mhz_clk>,
+ <&fpga_2p5mhz_clk>;
+
+ mdio0 {
+ compatible = "snps,dwmac-mdio";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ ethernet_phy0: ethernet-phy@0 {
+ reg = <0>;
+ max-speed = <10>;
+ };
};
};
@@ -149,12 +184,7 @@
qspi_ubootproper_opensbi_blob: blob-ext@2 {
filename = "u-boot.itb";
- offset = <0x22000>;
- };
-
- qspi_kernel_blob: blob-ext@3 {
- filename = "kernel.itb";
- offset = <0x400000>;
+ offset = <0x42000>;
};
};
}; \ No newline at end of file