index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
dts
/
stm32mp15xx-dhcom-u-boot.dtsi
Age
Commit message (
Expand
)
Author
Files
Lines
2021-02-09
arm: dts: stm32mp15: alignment with v5.11-rc2
Patrick Delaunay
1
-55
/
+0
2021-01-13
ARM: dts: stm32: Switch to MCO2 for PHY 50 MHz clock
Marek Vasut
1
-5
/
+20
2020-08-13
ARM: dts: stm32: Update eth1addr from EEPROM if eth1 present
Marek Vasut
1
-0
/
+1
2020-07-28
Revert "ARM: dts: stm32: Reinstate card detect behavior on DHSOM"
Patrick Delaunay
1
-3
/
+0
2020-07-07
ARM: dts: stm32mp1: use OPP information for PLL1 settings in SPL
Patrick Delaunay
1
-9
/
+0
2020-06-19
ARM: dts: stm32: Reinstate card detect behavior on DHSOM
Marek Vasut
1
-0
/
+3
2020-05-14
ARM: stm32: Hog GPIO PF7 high on DHCOM to unlock SPI NOR nWP
Marek Vasut
1
-0
/
+9
2020-05-14
ARM: dts: stm32: Synchronize DDR setttings on DH SoMs
Marek Vasut
1
-2
/
+3
2020-05-14
ARM: stm32: Implement DDR3 coding on DHCOR SoM
Marek Vasut
1
-0
/
+2
2020-05-14
ARM: stm32: Implement board coding on AV96
Marek Vasut
1
-0
/
+1
2020-04-15
ARM: dts: stm32: Add KS8851-16MLL ethernet on FMC2
Marek Vasut
1
-0
/
+68
2020-03-24
ARM: dts: stm32mp1: DT alignment with Linux 5.6-rc1
Patrick Delaunay
1
-2
/
+5
2020-02-13
ARM: dts: stm32m1: add reg for pll nodes
Patrick Delaunay
1
-0
/
+8
2020-02-13
ARM: dts: stm32mp1: move FDCAN to PLL4_R
Antonio Borneo
1
-1
/
+1
2020-02-12
ARM: dts: stm32: Add DH Electronics DHCOM SoM and PDK2 board
Marek Vasut
1
-0
/
+238