summaryrefslogtreecommitdiff
path: root/arch/powerpc/cpu/mpc8xxx/ddr
AgeCommit message (Expand)AuthorFilesLines
2013-11-25Driver/DDR: Moving Freescale DDR driver to a common driverYork Sun12-7398/+0
2013-10-31powerpc: convert makefiles to Kbuild styleMasahiro Yamada1-23/+7
2013-10-24mpc8xxx: set x2 DDR3 refresh rate if SPD config requires itValentin Longchamp4-1/+16
2013-10-24mpc8xxx: call i2c_set_bus_num in __get_spdValentin Longchamp1-1/+5
2013-10-17powerpc: Fix CamelCase warnings in DDR related codePriyanka Jain10-424/+424
2013-08-20powerpc: Use print_size() where appropriateShruti Kanetkar1-1/+2
2013-08-20powerpc: mpc85xx: Support booting from SD Card with SPLYing Zhang1-0/+4
2013-08-09powerpc/mpc8xxx: Fix TIMING_CFG_3[EXT_ACTTOPRE]James Yang1-1/+1
2013-08-09powerpc/mpc8xxx: Add memory reset controlYork Sun2-8/+48
2013-08-09powerpc/mpc8xxx: Add x4 DDR device supportYork Sun4-0/+11
2013-08-09powerpc/mpc8xxx: Set inactive csn_bnds to 0xffffffffYork Sun2-3/+9
2013-08-09mpc85xx: Base emulator supportYork Sun1-0/+5
2013-07-24Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk3-11/+3
2013-05-25powerpc/mpc8xxx: Allow DDR overclockYork Sun1-2/+0
2013-05-15powerpc/mpc8xxx: Allow board file to override DDR address assignmentYork Sun1-1/+6
2013-05-15powerpc/mpc8xxx: Fix DDR 3-way interleavingYork Sun1-8/+11
2013-01-30mpc8xxx: fix DDR init value to use CONFIG_MEM_INIT_VALUEAnatolij Gustschin1-0/+4
2013-01-30powerpc/mpc8xxxx: FSL DDR debugger auto run of stored commandsJames Yang3-11/+47
2013-01-30Add copy command to FSL DDR interactiveJames Yang1-0/+127
2013-01-30Fix data stage name matching issueJames Yang1-1/+2
2013-01-30Move DDR command parsing to separate functionJames Yang1-79/+74
2013-01-30powerpc/mpc8xxx: Enable entering DDR debugging by key pressYork Sun1-2/+4
2012-11-288xxx: Change all 8*xx_DDR addresses to 8xxxAndy Fleming2-19/+5
2012-11-04arch/powerpc/cpu/mpc8xxx/: sparse fixesKim Phillips2-2/+4
2012-10-22powerpc/mpc8xxx: Fix DDR SPD failed messageYork Sun1-1/+13
2012-10-22powerpc/mpc8xxx: Add auto select bank interleaving modeYork Sun1-1/+32
2012-10-22powerpc/mpc85xx: software workaround for DDR erratum A-004468York Sun1-0/+10
2012-10-22powerpc/mpc8xxx: Fix DDR initialization waiting for D_INITYork Sun2-3/+13
2012-10-22powerpc/mpc8xxx: Fix DDR driver handling quad-rank DIMMs and address calculationYork Sun4-17/+85
2012-10-22powerpc/mpc8xxx: Update DDR registersYork Sun2-3/+31
2012-08-23powerpc/mpc8xxx: Move HWCONFIG_BUFFER_SIZE into config.hYork Sun1-1/+0
2012-08-23powerpc/mpc8xxx DDR: Fix interactive DDR debuggingYork Sun1-2/+2
2012-08-23powerpc/mpc8xxx DDR: Fall back to raw timing for first controller onlyYork Sun1-1/+1
2012-08-23powerpc/mpc8xxx DDR: Fix CAS latency calculationYork Sun1-2/+4
2012-08-23powerpc/mpc8xxx: Fix bug for extended DDR timingYork Sun2-20/+43
2012-08-23powerpc/mpc8xxx: Enable 3-way and 4-way DDR interleavingYork Sun4-316/+411
2012-08-23powerpc/mpc8xxx: Add support for cas latency 12 and aboveYork Sun1-7/+21
2012-08-23powerpc/mpc8xxx: Add fine timing support for DDR3York Sun2-12/+35
2012-08-09powerpc/ddr: fix fsl_ddr_get_dimm_params compile errorShaohui Xie1-1/+1
2011-11-29arch/powerpc/cpu/mpc8xxx/ddr/interactive.c: Fix GCC 4.6 build warningKumar Gala1-2/+1
2011-11-29mpc8xxx: update module_type values from JEDEC DDR3 SPD SpecificationIra W. Snyder1-0/+7
2011-11-11arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c: Fix GCC 4.6 build warningKumar Gala1-5/+2
2011-11-11arch/powerpc/cpu/mpc8xxx/ddr/options.c: Fix GCC 4.6 build warningKumar Gala1-0/+4
2011-10-28GCC4.6: Squash warnings in ddr[123]_dimm_params.cMarek Vasut3-3/+3
2011-10-10powerpc/8xxx: Add support for interactive DDR programming interfaceYork Sun4-17/+1726
2011-09-30powerpc/mpc83xx: Migrate from spd_sdram to unified DDR driverYork Sun2-4/+9
2011-09-30powerpc/mpc8xxx: Add DDR2 to unified DDR driverYork Sun2-17/+230
2011-09-30powerpc/mpc8xxx: Fix picos_to_mclk() and get_memory_clk_period_ps()York Sun1-15/+11
2011-09-30powerpc/mpc8xxx: Add SPD EEPROM address for single controller 2 slotsYork Sun1-4/+7
2011-09-30powerpc/mpc8xxx: Fix DDR code for empty first DIMM slot and enable DQS_enYork Sun1-9/+10