summaryrefslogtreecommitdiff
path: root/arch/riscv/dts/Makefile
AgeCommit message (Expand)AuthorFilesLines
2024-03-24arch: riscv: dts: dubhe: Add Dubhe-90/80/70 device treeJi Sheng Teoh1-2/+1
2023-10-18Enabling Dubhe FPGA secure bootWei Liang Lim1-0/+1
2023-10-18Enable SPL, OpenSBI and U-Boot proper boot flow for Dubhe FPGAwoonjiet.chong1-0/+1
2023-07-12riscv: dts: t-head: Add basic device tree for Sipeed Lichee PI 4A boardYixun Lan1-0/+1
2023-07-12riscv: dts: jh7110: Combine the board device tree files of 1.2A and 1.3BYanhong Wang1-2/+1
2023-07-06riscv: dts: drop microchip from dts filenamesConor Dooley1-1/+1
2023-04-20riscv: dts: jh7110: Add initial StarFive VisionFive v2 board device treeYanhong Wang1-1/+2
2023-02-17riscv: Rename Andes cpu and board namesLeo Yu-Chi Liang1-1/+1
2022-02-09dts: automatically build necessary .dtb filesRasmus Villemoes1-0/+2
2021-12-23riscv: qemu: Split devicetree files for qemu_riscv32/64Simon Glass1-1/+1
2021-07-21board: sifive: drop stuff related to unmatched revision 1Zong Li1-1/+1
2021-07-06riscv: dts: add dts for unmatched rev1Zong Li1-1/+1
2021-07-06board: riscv: add openpiton-riscv64 SoC supportTianrui Wei1-0/+1
2021-05-31riscv: dts: add SiFive Unmatched board supportGreen Wan1-0/+1
2021-05-19riscv: qemu: Switch to use binman to generate u-boot.itbBin Meng1-0/+1
2021-05-19riscv: dts: Sort build targets in alphabetical orderBin Meng1-1/+1
2021-04-08riscv: sifive: Rename fu540 board to unleashedBin Meng1-1/+1
2021-01-18riscv: dts: Add device tree for Microchip Icicle KitPadmarao Begari1-0/+1
2020-07-01riscv: Add device tree for K210 and Sipeed Maix BitMSean Anderson1-0/+1
2019-12-10riscv: dts: Add hifive-unleashed-a00 dts from LinuxJagan Teki1-0/+1
2019-04-08riscv: dts: fix CONFIG_DEFAULT_DEVICE_TREE failureRick Chen1-0/+2
2018-11-26riscv: dts: Add ae350_32.dts for RV32IRick Chen1-1/+0
2018-05-29riscv: cpu: nx25: Rename as ax25Rick Chen1-1/+1
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini1-3/+1
2018-01-12riscv: nx25: dts: Add AE250 dts to support RISC-VRick Chen1-0/+14