index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
dts
Age
Commit message (
Expand
)
Author
Files
Lines
2023-04-10
dts: pmu: remove pmu dts stall cycles config.
Minda Chen
1
-5
/
+2
2023-04-04
riscv: dts: jh7110: Add L2 pretcher configuration
Samin Guo
1
-0
/
+10
2023-03-28
riscv: dts: starfive: Add gpio-controller for the gpio node
Hal Feng
1
-0
/
+2
2023-03-08
riscv: dts: enable hdmi dts config in uboot
keith.zhao
2
-46
/
+13
2023-02-22
riscv: dts: starfive: Enable PCIe host controller
Mason Huo
2
-12
/
+114
2023-02-17
dts:riscv:jh7110: add mipi driver node
keith.zhao
2
-94
/
+329
2023-02-03
exclude opensbi memory range in device tree
Felix Moessbauer
1
-1
/
+11
2023-01-09
dts: add boot-hart-id property in dts
minda.chen
1
-0
/
+1
2023-01-06
Merge branch 'CR_3049_Hibernation_mason.huo' into 'jh7110-master'
andy.hu
2
-0
/
+20
2023-01-06
Merge branch 'CR_2708_VOUTCLK_yanhong.wang' into 'jh7110-master'
andy.hu
1
-1
/
+0
2023-01-05
clk:starfive: Add vout clock driver for StarFive JH7110
Yanhong Wang
1
-1
/
+0
2023-01-05
dts: add i2c5 and attach pmic configuration
minda.chen
2
-0
/
+20
2023-01-03
dts: pmu : add riscv pmu dts config
minda.chen
1
-0
/
+46
2022-11-23
dts:starfive:Add pinctrl config
Jianlong Huang
2
-7
/
+59
2022-11-01
dts:starfive:jh7110: set gmac phy tx_inverted for JH7110A/B.
Samin Guo
1
-1
/
+11
2022-10-18
riscv: dts: jh7110: Add reset property to DDR control node
Yan Hong Wang
1
-1
/
+5
2022-10-18
riscv:dts:starfive-jh7110: modify Model and riscv,isa info
yanhong.wang
2
-6
/
+6
2022-10-18
board:starfive:evb: update uart3-uart5 resets
yanhong.wang
1
-6
/
+12
2022-10-18
clk:starfive-jh7110: Update pll0/pll1/pll2 clk
yanhong.wang
1
-18
/
+0
2022-10-18
riscv:dts:starfive-jh7110: Modify sd node configuration
yanhong.wang
4
-38
/
+7
2022-10-18
SPL:riscv:starfive-jh7110: Adjust CPU working frequency
yanhong.wang
1
-1
/
+1
2022-10-18
riscv:dts:starfive-jh7110: add ethernet-phy delay_chain config
yanhong.wang
2
-4
/
+17
2022-10-18
riscv:dts:starfive-jh7110: add ddr device node
yanhong.wang
1
-0
/
+7
2022-10-18
clk:starfive-jh7110: Update pll0/pll1/pll2 clk
yanhong.wang
2
-3
/
+22
2022-10-18
board:starfive: add starfive evb board support
yanhong.wang
4
-0
/
+149
2022-10-18
riscv:dts: update clk&reset properties
yanhong.wang
2
-157
/
+443
2022-10-18
riscv:dts: update clk&reset properties
yanhong.wang
2
-53
/
+182
2022-10-18
riscv:dts: add jh7110 support
yanhong.wang
6
-0
/
+1341
2021-07-21
board: sifive: drop stuff related to unmatched revision 1
Zong Li
4
-1501
/
+1
2021-07-07
riscv: dts: add OpenPiton RISC-V board dts support
Tianrui Wei
1
-2
/
+2
2021-07-06
riscv: dts: add dts for unmatched rev1
Zong Li
4
-1
/
+1501
2021-07-06
riscv: sifive: fu740: Support i2c in spl
Zong Li
1
-0
/
+4
2021-07-06
board: riscv: add openpiton-riscv64 SoC support
Tianrui Wei
2
-0
/
+154
2021-06-28
Merge tag 'v2021.07-rc5' into next
Tom Rini
3
-7
/
+61
2021-06-17
k210: dts: Set PLL1 to the same rate as PLL0
Sean Anderson
1
-0
/
+2
2021-06-17
riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config
Bin Meng
3
-0
/
+54
2021-06-17
riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit
Bin Meng
1
-1
/
+1
2021-06-17
riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodes
Bin Meng
2
-4
/
+0
2021-06-17
riscv: ae350: dts: Remove the unnecessary space in bootargs
Bin Meng
2
-2
/
+2
2021-06-17
riscv: ae350: dts: Add SPDX license header
Bin Meng
2
-0
/
+4
2021-05-31
riscv: dts: add SiFive Unmatched board support
Green Wan
4
-0
/
+1790
2021-05-31
riscv: dts: add fu740 support
Green Wan
2
-0
/
+434
2021-05-19
riscv: ae350: Switch to use binman to generate u-boot.itb
Bin Meng
2
-0
/
+4
2021-05-19
riscv: qemu: Switch to use binman to generate u-boot.itb
Bin Meng
3
-0
/
+17
2021-05-19
riscv: dts: Sort build targets in alphabetical order
Bin Meng
1
-1
/
+1
2021-05-19
riscv: sifive: unleashed: Switch to use binman to generate u-boot.itb
Bin Meng
2
-0
/
+71
2021-05-14
riscv: Don't reserve AI ram in k210 dts
Sean Anderson
1
-12
/
+0
2021-05-14
riscv: k210: Use AI as the parent clock of aisram, not PLL1
Sean Anderson
1
-1
/
+1
2021-05-14
riscv: k210: Rename airam to aisram
Sean Anderson
1
-2
/
+2
2021-05-14
riscv: Enable some devices pre-relocation
Sean Anderson
1
-0
/
+4
[next]