index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
/
Makefile
Age
Commit message (
Expand
)
Author
Files
Lines
2023-05-13
clk: renesas: add R906G032 driver
Ralph Siemsen
1
-0
/
+1
2023-05-13
clk: renesas: prepare for non R-Car clock drivers
Ralph Siemsen
1
-1
/
+1
2023-04-07
clk: renesas: Add R8A779G0 V4H clock tables
Hai Pham
1
-0
/
+1
2023-04-07
clk: renesas: Add R8A779F0 S4 clock tables
Hai Pham
1
-0
/
+1
2023-02-02
clk: renesas: rcar-gen3: Factor out CPG library
Hai Pham
1
-0
/
+1
2023-02-02
clk: renesas: r8a7796: Add R8A77961 CPG/MSSR support
Hai Pham
1
-0
/
+1
2023-02-02
clk: renesas: Rename CLK_R8A7796 to CLK_R8A77960
Hai Pham
1
-1
/
+1
2021-06-24
clk: renesas: Add R8A779A0 clock tables
Hai Pham
1
-0
/
+1
2020-10-20
clk: renesas: Import R8A774C0 clock tables from Linux 5.9
Lad Prabhakar
1
-0
/
+1
2020-10-20
clk: renesas: Add R8A774E1 clock tables
Biju Das
1
-0
/
+1
2020-10-20
clk: renesas: Add R8A774B1 clock tables
Biju Das
1
-0
/
+1
2020-07-25
clk: renesas: Add R8A774A1 clock tables
Adam Ford
1
-0
/
+1
2019-08-10
clk: renesas: Add R8A77980 V3H clock tables
Marek Vasut
1
-0
/
+1
2019-04-09
clk: renesas: Add R8A77965 clock tables
Marek Vasut
1
-0
/
+1
2018-06-01
clk: renesas: Add R8A77990 E3 clock tables
Marek Vasut
1
-0
/
+1
2018-01-25
clk: renesas: Import R8A7794 E2 clock tables
Marek Vasut
1
-0
/
+1
2018-01-25
clk: renesas: Import R8A7792 V2H clock tables
Marek Vasut
1
-0
/
+1
2018-01-25
clk: renesas: Import R8A7791/R8A7793 M2 clock tables
Marek Vasut
1
-0
/
+2
2018-01-25
clk: renesas: Import R8A7790 H2 clock tables
Marek Vasut
1
-0
/
+1
2018-01-25
clk: renesas: Add Gen2 clock core
Marek Vasut
1
-0
/
+1
2018-01-25
clk: renesas: Split out code shared between Gen2 and Gen3
Marek Vasut
1
-0
/
+1
2018-01-25
clk: renesas: Make clock tables Kconfig configurable
Marek Vasut
1
-5
/
+5
2018-01-25
clk: renesas: Split RCar Gen3 driver
Marek Vasut
1
-1
/
+5
2017-08-02
clk: rmobile: Add RCar Gen3 clock driver
Marek Vasut
1
-0
/
+1