index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
ddr
/
marvell
Age
Commit message (
Expand
)
Author
Files
Lines
2019-04-12
arm: mvebu: Add Marvell's integrated CPUs
Chris Packham
1
-0
/
+4
2019-03-19
mv_ddr: ddr3: only use active chip-selects when tuning ODT
Chris Packham
1
-1
/
+2
2019-03-19
mv_ddr: ddr3: fix tRAS timimg parameter
Chris Packham
1
-4
/
+4
2018-12-10
ARM: mvebu: restore license information in mv_ddr_plat.{c,h}
Chris Packham
2
-0
/
+9
2018-12-08
ARM: mvebu: a38x: sync ddr training code with mv_ddr-armada-18.09.02
Chris Packham
31
-1254
/
+1156
2018-05-15
ARM: mvebu: a38x: Add missing SPDX license identfier
Chris Packham
1
-1
/
+3
2018-05-14
ARM: mvebu: a38x: use non-zero size for ddr scrubbing
Chris Packham
3
-1
/
+5
2018-05-14
ARM: mvebu: a38x: restore support for setting timing
Chris Packham
4
-5
/
+17
2018-05-14
ARM: mvebu: a38x: sync ddr training code with upstream
Chris Packham
51
-5087
/
+7879
2018-05-14
ARM: mvebu: a38x: remove some unused code
Chris Packham
7
-794
/
+0
2018-05-14
ARM: mvebu: a38x: move sys_env_device_rev_get
Chris Packham
1
-24
/
+0
2018-05-14
ARM: mvebu: a38x: move definition of PEX_CFG_DIRECT_ACCESS
Chris Packham
1
-2
/
+0
2018-05-07
SPDX: Convert all of our single license tags to Linux Kernel style
Tom Rini
64
-130
/
+64
2018-01-19
ddr: marvell: update ddr controller init and freq
Chris Packham
3
-21
/
+34
2018-01-19
ddr: marvell: update additional ODT setting
Chris Packham
1
-8
/
+14
2018-01-19
ddr: marvell: use correct TREFI value
Chris Packham
1
-1
/
+1
2018-01-19
ddr: marvell: only assert M_ODT[0] on write for a single CS
Chris Packham
3
-8
/
+13
2017-08-13
arm: mvebu: ddr3_debug: remove self assignments
xypron.glpk@gmx.de
1
-9
/
+0
2017-08-13
arm: mvebu: remove self assignment
xypron.glpk@gmx.de
1
-2
/
+0
2017-07-12
driver/ddr: Add support for setting timing in hws_topology_map
Marek BehĂșn
2
-0
/
+15
2017-06-16
treewide: remove unneeded semicolons
Masahiro Yamada
1
-1
/
+1
2016-10-07
Various, accumulated typos collected from around the tree.
Robert P. J. Day
1
-1
/
+1
2016-09-24
drivers: squash lines for immediate return
Masahiro Yamada
1
-5
/
+1
2016-05-20
arm: mvebu: a38x: Weed out floating point use
Marek Vasut
1
-19
/
+10
2016-05-03
Fix spelling of "occurred".
Vagrant Cascadian
2
-2
/
+2
2016-03-24
arm: mvebu: Fix ddr3_init() cpu config
Dirk Eibach
1
-2
/
+0
2016-02-06
Use correct spelling of "U-Boot"
Bin Meng
1
-1
/
+1
2016-01-14
mvebu: axp: Rename MV_DDR_32BIT to CONFIG_DDR_32BIT
Phil Sutter
2
-11
/
+11
2016-01-14
axp: Fix debugging support in DDR3 write leveling
Phil Sutter
1
-2
/
+2
2016-01-14
arm: mvebu: Make ECC support configurable on Armada XP
Stefan Roese
2
-0
/
+8
2016-01-14
arm: mvebu: ddr: Fix compilation warning
Stefan Roese
2
-17
/
+0
2015-11-18
arm: mvebu: Fix SAR1_CPU_CORE_MASK
Dirk Eibach
1
-5
/
+2
2015-11-18
arm: mvebu: a38x: Remove unsupported topologies
Kevin Smith
2
-77
/
+0
2015-09-12
bitops: introduce BIT() definition
Heiko Schocher
1
-2
/
+0
2015-08-17
arm: mvebu: Add complete SDRAM ECC scrubbing
Stefan Roese
2
-2
/
+2
2015-08-17
arm: mvebu: sdram: Enable ECC support on Armada XP
Stefan Roese
1
-1
/
+1
2015-07-23
arm: mvebu: a38x: Use correct PEX register access macros
Stefan Roese
1
-5
/
+0
2015-07-23
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
Stefan Roese
43
-0
/
+17368
2015-07-23
arm: mvebu: drivers/ddr: Move Armada XP DDR init code into new directory
Stefan Roese
21
-0
/
+15419