index
:
starfive-tech/u-boot.git
Fedora_JH7100_2021.04
Fedora_JH7100_2021.07
Fedora_JH7100_upstream
Fedora_JH7100_upstream_devel
JH7100_Multimedia_V0.1.0
JH7100_VisionFive_OH_dev
JH7100_VisionFive_devel
JH7100_starlight_multimedia
JH7100_upstream
JH7100_upstream_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_devel-v3.9.3
dubhe_fpga_dev_v2023.10
master
rtthread_AMP
visionfive_devel
StarFive Tech U-Boot for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
ddr
Age
Commit message (
Expand
)
Author
Files
Lines
2016-08-02
driver/ddr/fsl: Fix timing_cfg_2
York Sun
1
-1
/
+1
2016-07-16
Various, unrelated tree-wide typo fixes.
Robert P. J. Day
1
-1
/
+1
2016-06-04
driver/ddr/fsl: Check condition for erratum A-009803
Shengzhou Liu
1
-19
/
+23
2016-06-04
drivers/ddr/fsl: Disabling data init if ECC is not enabled
York Sun
1
-1
/
+2
2016-06-04
drivers/ddr/fsl: Fix timing_cfg_2 register
York Sun
1
-1
/
+1
2016-06-04
drivers/ddr/fsl: Update clk_adjust of sdram_clk_cntl
Shengzhou Liu
1
-2
/
+9
2016-05-24
Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriq
Tom Rini
1
-4
/
+23
2016-05-20
arm: mvebu: a38x: Weed out floating point use
Marek Vasut
1
-19
/
+10
2016-05-18
driver/ddr/fsl: Add workaround for erratum A-010165
Shengzhou Liu
1
-1
/
+9
2016-05-17
driver/ddr/fsl: Add workaround for erratum A-009801
Shengzhou Liu
1
-0
/
+7
2016-05-17
drivers/ddr/fsl: update workaround for erratum A-008511
Shengzhou Liu
1
-3
/
+7
2016-05-03
Fix spelling of "occurred".
Vagrant Cascadian
2
-2
/
+2
2016-04-20
ddr: altera: Repair DQ window centering code
Marek Vasut
1
-8
/
+7
2016-04-20
ddr: altera: Staticize global variables
Marek Vasut
1
-4
/
+4
2016-04-20
ddr: altera: Make DLEVEL behavior inclusive
Marek Vasut
1
-66
/
+66
2016-04-20
ddr: altera: Zero DM IN delay in scc_mgr_zero_group()
Marek Vasut
1
-3
/
+13
2016-04-20
ddr: altera: Remove unnecessary ODT mode config
Marek Vasut
1
-1
/
+0
2016-04-20
ddr: altera: Remove unnecessary update of the SCC
Marek Vasut
1
-1
/
+0
2016-04-20
ddr: altera: Fix DRAM end value in protection rule
Marek Vasut
1
-1
/
+1
2016-04-20
ddr: altera: Fix scc_mgr_set() argument order
Marek Vasut
1
-1
/
+1
2016-04-20
ddr: altera: Tweak DQS tracking enable handling
Marek Vasut
1
-2
/
+5
2016-04-20
ddr: altera: Replace ad-hoc constant with macro
Marek Vasut
1
-2
/
+2
2016-03-27
Fix typo choosen in comments and printf logs
Alexander Merkle
1
-2
/
+2
2016-03-24
arm: mvebu: Fix ddr3_init() cpu config
Dirk Eibach
1
-2
/
+0
2016-03-21
driver/ddr/fsl: Add workaround for erratum A-009803
Shengzhou Liu
1
-5
/
+39
2016-03-21
driver/ddr/fsl: Add address parity support for DDR4 UDIMM/discrete
Shengzhou Liu
2
-7
/
+63
2016-02-06
Use correct spelling of "U-Boot"
Bin Meng
1
-1
/
+1
2016-02-02
drivers: ddr: Add DDR2 SDRAM controller driver for Microchip PIC32.
Purna Chandra Mandal
4
-0
/
+497
2016-01-25
drivers/ddr/fsl: fsl_ddr_sdram_size remove unused controllers
Ed Swarthout
1
-0
/
+1
2016-01-25
driver/ddr/fsl: Add workaround for A009663
Shengzhou Liu
1
-0
/
+10
2016-01-25
fsl/ddr: Add workaround for ERRATUM_A009942
Shengzhou Liu
1
-0
/
+18
2016-01-19
Add more SPDX-License-Identifier tags
Tom Rini
10
-30
/
+10
2016-01-16
ddr: altera: Init the rule ID in debug code
Marek Vasut
1
-0
/
+1
2016-01-14
mvebu: axp: Rename MV_DDR_32BIT to CONFIG_DDR_32BIT
Phil Sutter
2
-11
/
+11
2016-01-14
axp: Fix debugging support in DDR3 write leveling
Phil Sutter
1
-2
/
+2
2016-01-14
arm: mvebu: Make ECC support configurable on Armada XP
Stefan Roese
2
-0
/
+8
2016-01-14
arm: mvebu: ddr: Fix compilation warning
Stefan Roese
2
-17
/
+0
2015-12-15
move erratum a008336 and a008514 to soc specific file
Yao Yuan
1
-34
/
+0
2015-12-14
fsl/ddr: updated ddr errata-A008378 for arm and power SoCs
Shengzhou Liu
1
-3
/
+6
2015-12-14
driver/ddr/fsl: Update timing config for heavy load
York Sun
1
-2
/
+24
2015-12-14
driver/ddr/fsl: Update workaround for A008511 for vref range
York Sun
1
-7
/
+15
2015-12-14
driver/ddr/fsl: Update MR5 RTT park
York Sun
1
-4
/
+15
2015-12-14
driver/ddr/fsl: Update DDR4 MR6 for Vref range
York Sun
1
-0
/
+3
2015-12-14
driver/ddr/fsl: Update DDR4 RTT values
York Sun
1
-2
/
+235
2015-11-30
drivers/ddr/fsl: Fix typo in BIST test for DDR4
York Sun
1
-12
/
+12
2015-11-30
drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3
York Sun
2
-0
/
+41
2015-11-30
armv8: ls2085a: Add support of LS2085A SoC
Prabhakar Kushwaha
1
-2
/
+2
2015-11-30
armv8: LS2080A: Rename LS2085A to reflect LS2080A
Prabhakar Kushwaha
1
-2
/
+2
2015-11-18
arm: mvebu: Fix SAR1_CPU_CORE_MASK
Dirk Eibach
1
-5
/
+2
2015-11-18
arm: mvebu: a38x: Remove unsupported topologies
Kevin Smith
2
-77
/
+0
[next]