summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2019-07-23Merge tag 'u-boot-stm32-20190723' of https://gitlab.denx.de/u-boot/custodians...Tom Rini13-2/+750
2019-07-23Merge tag 'rockchip-for-v2019.07-2' of https://gitlab.denx.de/u-boot/custodia...Tom Rini1-4/+4
2019-07-22rtc: Add rtc driver for stm32mp1Patrick Delaunay3-0/+330
2019-07-22clk: stm32mp1: Add RTC clock entryPatrick Delaunay1-0/+9
2019-07-22spi: stm32_qspi: Remove "st, stm32-qspi" compatible stringPatrice Chotard1-1/+0
2019-07-22remoteproc: Introduce STM32 Cortex-M4 remoteproc driverFabien Dessenne3-0/+268
2019-07-22remoteproc: add elf file load supportFabien Dessenne3-1/+126
2019-07-22dm: core: Introduce xxx_translate_dma_address()Fabien Dessenne3-0/+17
2019-07-21Merge tag 'rockchip-for-v2019.07' of https://gitlab.denx.de/u-boot/custodians...Tom Rini14-390/+5285
2019-07-20rockchip: sdhci: Fix sdhci mmc driver probe abortKever Yang1-4/+4
2019-07-20rockchip: video: rk3288_hdmi: Add missing call to dw_hdmi_enable()Niklas Schulze1-1/+1
2019-07-20rockchip: rk322x: sdram: use udelay instead of rockchip_udelayKever Yang1-15/+14
2019-07-20ram: rk3399: Add lpddr4 set rate supportJagan Teki1-12/+661
2019-07-20ram: rk3399: Add set_rate sdram rk3399 opsJagan Teki1-3/+8
2019-07-20ram: rk3399: Add LPPDDR4-800 timings incJagan Teki1-0/+1570
2019-07-20ram: rk3399: Add LPPDDR4-400 timings incJagan Teki1-0/+1570
2019-07-20clk: rockchip: rk3399: Set 400MHz ddr clockJagan Teki1-0/+4
2019-07-20clk: rockchip: rk3399: Set 50MHz ddr clockJagan Teki1-0/+4
2019-07-20ram: rk3399: Add LPPDR4 mr detectionJagan Teki1-0/+226
2019-07-20ram: rk3399: Handle data training via opsJagan Teki1-10/+33
2019-07-20ram: rk3399: Simplify data training first argumentJagan Teki1-5/+4
2019-07-20ram: rk3399: Update lpddr4 vref_mode_acJagan Teki1-1/+2
2019-07-20ram: rk3399: Update lpddr4 mode_sel based on io settingsJagan Teki1-2/+5
2019-07-20ram: rk3399: Update lpddr4 vref based on io settingsJagan Teki1-5/+14
2019-07-20ram: rk3399: Get lpddr4 tsel_rd_en from io settingsJagan Teki1-2/+6
2019-07-20ram: rk3399: Configure soc odt supportJagan Teki1-1/+48
2019-07-20ram: rk3399: Add tsel control clock driveJagan Teki1-2/+14
2019-07-20ram: sdram: Configure lpddr4 tsel rd, wr based on IO settingsJagan Teki1-6/+36
2019-07-20ram: rk3399: Add IO settingsJagan Teki1-0/+104
2019-07-20ram: rk3399: Don't disable dfi dram clk for lpddr4, rank 1Jagan Teki1-2/+12
2019-07-20ram: rk3399: Configure tsel write ca for lpddr4Jagan Teki1-3/+12
2019-07-20ram: rk3399: Map chipselect for lpddr4Jagan Teki1-0/+10
2019-07-20ram: rk3399: Configure PHY RX_CM_INPUT for lpddr4Jagan Teki1-0/+22
2019-07-20ram: rk3399: Configure SLEWP_EN, SLEWN_EN for lpddr4Jagan Teki1-0/+21
2019-07-20ram: rk3399: Configure BOOSTP_EN, BOOSTN_EN for lpddr4Jagan Teki1-0/+24
2019-07-20ram: rk3399: Configure PHY_898, PHY_919 for lpddr4Jagan Teki1-0/+5
2019-07-20ram: rk3399: Avoid two channel ZQ Cal Start at the same timeJagan Teki1-0/+14
2019-07-20ram: rk3399: Don't wait for PLL lock in lpddr4Jagan Teki1-10/+16
2019-07-20ram: rk3399: Move mode_sel assignmentJagan Teki1-9/+3
2019-07-20ram: rk3399: Add lpddr4 rank mask for wdql trainingJagan Teki1-1/+4
2019-07-20ram: rk3399: Add lpddr4 rank mask for ca trainingJagan Teki1-1/+4
2019-07-20ram: rockchip: Kconfig: Add RK3399 LPDDR4 entryJagan Teki1-0/+7
2019-07-20ram: rk3399: Configure phy IO in ds odtJagan Teki1-165/+162
2019-07-20ram: rk3399: Add DdrModeJagan Teki1-1/+1
2019-07-20ram: rk3399: Add ddrtimingC0Jagan Teki1-1/+1
2019-07-20ram: rk3399: Add ddr version enc macroJagan Teki1-0/+1
2019-07-20ram: rk3399: Introduce sys_reg3 for more capacity infoJagan Teki1-2/+7
2019-07-20ram: rk3399: Rename sys_reg with sys_reg2Jagan Teki1-13/+13
2019-07-20ram: rk3399: Simply existing dram enc macroJagan Teki1-19/+11
2019-07-20ram: rk3399: Enable sdram debug functionsJagan Teki1-0/+5
generated by cgit v1.2.3 (git 2.39.0) at 2024-07-25 01:25:29 +0300