summaryrefslogtreecommitdiff
path: root/arch/arm/mach-omap2/am33xx/clock_am43xx.c
blob: b98bb9989c0b05725461cfe1a8b9d2041a847732 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
// SPDX-License-Identifier: GPL-2.0+
/*
 * clock_am43xx.c
 *
 * clocks for AM43XX based boards
 * Derived from AM33XX based boards
 *
 * Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
 */

#include <common.h>
#include <asm/arch/cpu.h>
#include <asm/arch/clock.h>
#include <asm/arch/hardware.h>
#include <asm/arch/sys_proto.h>
#include <asm/io.h>

struct cm_perpll *const cmper = (struct cm_perpll *)CM_PER;
struct cm_wkuppll *const cmwkup = (struct cm_wkuppll *)CM_WKUP;
struct cm_dpll *const cmdpll = (struct cm_dpll *)CM_DPLL;

const struct dpll_regs dpll_mpu_regs = {
	.cm_clkmode_dpll	= CM_WKUP + 0x560,
	.cm_idlest_dpll		= CM_WKUP + 0x564,
	.cm_clksel_dpll		= CM_WKUP + 0x56c,
	.cm_div_m2_dpll		= CM_WKUP + 0x570,
};

const struct dpll_regs dpll_core_regs = {
	.cm_clkmode_dpll	= CM_WKUP + 0x520,
	.cm_idlest_dpll		= CM_WKUP + 0x524,
	.cm_clksel_dpll		= CM_WKUP + 0x52C,
	.cm_div_m4_dpll		= CM_WKUP + 0x538,
	.cm_div_m5_dpll		= CM_WKUP + 0x53C,
	.cm_div_m6_dpll		= CM_WKUP + 0x540,
};

const struct dpll_regs dpll_per_regs = {
	.cm_clkmode_dpll	= CM_WKUP + 0x5E0,
	.cm_idlest_dpll		= CM_WKUP + 0x5E4,
	.cm_clksel_dpll		= CM_WKUP + 0x5EC,
	.cm_div_m2_dpll		= CM_WKUP + 0x5F0,
};

const struct dpll_regs dpll_ddr_regs = {
	.cm_clkmode_dpll	= CM_WKUP + 0x5A0,
	.cm_idlest_dpll		= CM_WKUP + 0x5A4,
	.cm_clksel_dpll		= CM_WKUP + 0x5AC,
	.cm_div_m2_dpll		= CM_WKUP + 0x5B0,
	.cm_div_m4_dpll		= CM_WKUP + 0x5B8,
};

void setup_clocks_for_console(void)
{
	u32 clkctrl, idlest = MODULE_CLKCTRL_IDLEST_DISABLED;

	/* Do not add any spl_debug prints in this function */
	clrsetbits_le32(&cmwkup->wkclkstctrl, CD_CLKCTRL_CLKTRCTRL_MASK,
			CD_CLKCTRL_CLKTRCTRL_SW_WKUP <<
			CD_CLKCTRL_CLKTRCTRL_SHIFT);

	/* Enable UART0 */
	clrsetbits_le32(&cmwkup->wkup_uart0ctrl,
			MODULE_CLKCTRL_MODULEMODE_MASK,
			MODULE_CLKCTRL_MODULEMODE_SW_EXPLICIT_EN <<
			MODULE_CLKCTRL_MODULEMODE_SHIFT);

	while ((idlest == MODULE_CLKCTRL_IDLEST_DISABLED) ||
		(idlest == MODULE_CLKCTRL_IDLEST_TRANSITIONING)) {
		clkctrl = readl(&cmwkup->wkup_uart0ctrl);
		idlest = (clkctrl & MODULE_CLKCTRL_IDLEST_MASK) >>
			 MODULE_CLKCTRL_IDLEST_SHIFT;
	}
}

void enable_basic_clocks(void)
{
	u32 *const clk_domains[] = {
		&cmper->l3clkstctrl,
		&cmper->l3sclkstctrl,
		&cmper->l4lsclkstctrl,
		&cmwkup->wkclkstctrl,
		&cmper->emifclkstctrl,
		0
	};

	u32 *const clk_modules_explicit_en[] = {
		&cmper->l3clkctrl,
		&cmper->l4lsclkctrl,
		&cmper->l4fwclkctrl,
		&cmwkup->wkl4wkclkctrl,
		&cmper->l3instrclkctrl,
		&cmper->l4hsclkctrl,
		&cmwkup->wkgpio0clkctrl,
		&cmwkup->wkctrlclkctrl,
		&cmper->timer2clkctrl,
		&cmper->gpmcclkctrl,
		&cmper->elmclkctrl,
		&cmper->mmc0clkctrl,
		&cmper->mmc1clkctrl,
		&cmwkup->wkup_i2c0ctrl,
		&cmper->gpio1clkctrl,
		&cmper->gpio2clkctrl,
		&cmper->gpio3clkctrl,
		&cmper->gpio4clkctrl,
		&cmper->gpio5clkctrl,
		&cmper->i2c1clkctrl,
		&cmper->cpgmac0clkctrl,
		&cmper->emiffwclkctrl,
		&cmper->emifclkctrl,
		&cmper->otfaemifclkctrl,
		&cmper->qspiclkctrl,
		&cmper->spi0clkctrl,
		0
	};

	do_enable_clocks(clk_domains, clk_modules_explicit_en, 1);

	/* Select the Master osc clk as Timer2 clock source */
	writel(0x1, &cmdpll->clktimer2clk);

	/* For OPP100 the mac clock should be /5. */
	writel(0x4, &cmdpll->clkselmacclk);
}

void rtc_only_enable_basic_clocks(void)
{
	u32 *const clk_domains[] = {
		&cmper->emifclkstctrl,
		0
	};

	u32 *const clk_modules_explicit_en[] = {
		&cmper->gpio5clkctrl,
		&cmper->emiffwclkctrl,
		&cmper->emifclkctrl,
		&cmper->otfaemifclkctrl,
		0
	};

	do_enable_clocks(clk_domains, clk_modules_explicit_en, 1);

	/* Select the Master osc clk as Timer2 clock source */
	writel(0x1, &cmdpll->clktimer2clk);
}

#ifdef CONFIG_TI_EDMA3
void enable_edma3_clocks(void)
{
	u32 *const clk_domains_edma3[] = {
		0
	};

	u32 *const clk_modules_explicit_en_edma3[] = {
		&cmper->tpccclkctrl,
		&cmper->tptc0clkctrl,
		0
	};

	do_enable_clocks(clk_domains_edma3,
			 clk_modules_explicit_en_edma3,
			 1);
}

void disable_edma3_clocks(void)
{
	u32 *const clk_domains_edma3[] = {
		0
	};

	u32 *const clk_modules_disable_edma3[] = {
		&cmper->tpccclkctrl,
		&cmper->tptc0clkctrl,
		0
	};

	do_disable_clocks(clk_domains_edma3,
			  clk_modules_disable_edma3,
			  1);
}
#endif

#if defined(CONFIG_USB_DWC3) || defined(CONFIG_USB_XHCI_OMAP)
void enable_usb_clocks(int index)
{
	u32 *usbclkctrl = 0;
	u32 *usbphyocp2scpclkctrl = 0;

	if (index == 0) {
		usbclkctrl = &cmper->usb0clkctrl;
		usbphyocp2scpclkctrl = &cmper->usbphyocp2scp0clkctrl;
		setbits_le32(&cmper->usb0clkctrl,
			     USBOTGSSX_CLKCTRL_OPTFCLKEN_REFCLK960);
		setbits_le32(&cmwkup->usbphy0clkctrl,
			     USBPHY0_CLKCTRL_OPTFCLKEN_CLK32K);
	} else if (index == 1) {
		usbclkctrl = &cmper->usb1clkctrl;
		usbphyocp2scpclkctrl = &cmper->usbphyocp2scp1clkctrl;
		setbits_le32(&cmper->usb1clkctrl,
			     USBOTGSSX_CLKCTRL_OPTFCLKEN_REFCLK960);
		setbits_le32(&cmwkup->usbphy1clkctrl,
			     USBPHY0_CLKCTRL_OPTFCLKEN_CLK32K);
	}

	u32 *const clk_domains_usb[] = {
		0
	};

	u32 *const clk_modules_explicit_en_usb[] = {
		usbclkctrl,
		usbphyocp2scpclkctrl,
		0
	};

	do_enable_clocks(clk_domains_usb, clk_modules_explicit_en_usb, 1);
}

void disable_usb_clocks(int index)
{
	u32 *usbclkctrl = 0;
	u32 *usbphyocp2scpclkctrl = 0;

	if (index == 0) {
		usbclkctrl = &cmper->usb0clkctrl;
		usbphyocp2scpclkctrl = &cmper->usbphyocp2scp0clkctrl;
		clrbits_le32(&cmper->usb0clkctrl,
			     USBOTGSSX_CLKCTRL_OPTFCLKEN_REFCLK960);
		clrbits_le32(&cmwkup->usbphy0clkctrl,
			     USBPHY0_CLKCTRL_OPTFCLKEN_CLK32K);
	} else if (index == 1) {
		usbclkctrl = &cmper->usb1clkctrl;
		usbphyocp2scpclkctrl = &cmper->usbphyocp2scp1clkctrl;
		clrbits_le32(&cmper->usb1clkctrl,
			     USBOTGSSX_CLKCTRL_OPTFCLKEN_REFCLK960);
		clrbits_le32(&cmwkup->usbphy1clkctrl,
			     USBPHY0_CLKCTRL_OPTFCLKEN_CLK32K);
	}

	u32 *const clk_domains_usb[] = {
		0
	};

	u32 *const clk_modules_disable_usb[] = {
		usbclkctrl,
		usbphyocp2scpclkctrl,
		0
	};

	do_disable_clocks(clk_domains_usb, clk_modules_disable_usb, 1);
}
#endif