1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2021 StarFive Technology Co., Ltd. */
/ {
chosen {
stdout-path = "serial0";
};
config {
u-boot,spl-payload-offset = <0x22000>;
};
cpus {
u-boot,dm-spl;
cpu@0 {
u-boot,dm-spl;
};
};
memory@80000000 {
u-boot,dm-spl;
};
soc {
u-boot,dm-spl;
dmc: dmc@10280000 {
compatible = "starfive,dubhe-ddr";
reg = <0x0 0x10280000 0x0 0x10000
0x0 0x10290000 0x0 0x10000
0x0 0x102A0000 0x0 0x10000>;
clocks = <&pbus_clk>;
clock-frequency = <25000000>;
u-boot,dm-spl;
};
};
};
&spi0 {
u-boot,dm-spl;
mmc@0 {
u-boot,dm-spl;
};
};
&qspi1 {
u-boot,dm-spl;
flash@0 {
u-boot,dm-spl;
};
};
&uart0 {
u-boot,dm-spl;
};
&pbus_clk {
u-boot,dm-spl;
};
&clint {
clocks = <&pbus_clk>;
u-boot,dm-spl;
};
&cpu0_intc {
u-boot,dm-spl;
};
|
