summaryrefslogtreecommitdiff
path: root/drivers/ram/rockchip/sdram-px30-ddr4-detect-333.inc
blob: f804d2839326546c80cbdfebd8b14aa966d27aca (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
{
	{
		{
			.rank = 0x1,
			.col = 0xA,
			.bk = 0x2,
			.bw = 0x1,
			.dbw = 0x0,
			.row_3_4 = 0x0,
			.cs0_row = 0x11,
			.cs1_row = 0x0,
			.cs0_high16bit_row = 0x11,
			.cs1_high16bit_row = 0x0,
			.ddrconfig = 0,
		},
		{
			{0x4d110a08},
			{0x06020501},
			{0x00000002},
			{0x00001111},
			{0x0000000c},
			{0x0000022a},
			0x000000ff
		}
	},
	{
		.ddr_freq = 333,
		.dramtype = DDR4,
		.num_channels = 1,
		.stride = 0,
		.odt = 0,
	},
	{
		{
			{0x00000000, 0x43049010},	/* MSTR */
			{0x00000064, 0x0028003b},	/* RFSHTMG */
			{0x000000d0, 0x00020053},	/* INIT0 */
			{0x000000d4, 0x00220000},	/* INIT1 */
			{0x000000d8, 0x00000100},	/* INIT2 */
			{0x000000dc, 0x00040000},	/* INIT3 */
			{0x000000e0, 0x00000000},	/* INIT4 */
			{0x000000e4, 0x00110000},	/* INIT5 */
			{0x000000e8, 0x00000420},	/* INIT6 */
			{0x000000ec, 0x00000400},	/* INIT7 */
			{0x000000f4, 0x000f012f},	/* RANKCTL */
			{0x00000100, 0x09060b06},	/* DRAMTMG0 */
			{0x00000104, 0x00020209},	/* DRAMTMG1 */
			{0x00000108, 0x0505040a},	/* DRAMTMG2 */
			{0x0000010c, 0x0040400c},	/* DRAMTMG3 */
			{0x00000110, 0x05030206},	/* DRAMTMG4 */
			{0x00000114, 0x03030202},	/* DRAMTMG5 */
			{0x00000120, 0x03030b03},	/* DRAMTMG8 */
			{0x00000124, 0x00020208},	/* DRAMTMG9 */
			{0x00000180, 0x01000040},	/* ZQCTL0 */
			{0x00000184, 0x00000000},	/* ZQCTL1 */
			{0x00000190, 0x07030003},	/* DFITMG0 */
			{0x00000198, 0x07000101},	/* DFILPCFG0 */
			{0x000001a0, 0xc0400003},	/* DFIUPD0 */
			{0x00000240, 0x06000604},	/* ODTCFG */
			{0x00000244, 0x00000201},	/* ODTMAP */
			{0x00000250, 0x00001f00},	/* SCHED */
			{0x00000490, 0x00000001},	/* PCTRL_0 */
			{0xffffffff, 0xffffffff}
		}
	},
	{
		{
			{0x00000004, 0x0000000c},	/* PHYREG01 */
			{0x00000028, 0x0000000a},	/* PHYREG0A */
			{0x0000002c, 0x00000000},	/* PHYREG0B */
			{0x00000030, 0x00000009},	/* PHYREG0C */
			{0xffffffff, 0xffffffff}
		}
	}
},