Age | Commit message (Collapse) | Author | Files | Lines |
|
We add wks file and relative config for build wic image. Now user can
build wic image by include phosphor-mmc.inc. And set WKS_RWFS_SIZE,
WKS_RWFS_SIZE to adjust eMMC parition size instead of create new wks
file for each board.
Change-Id: I1ed342658d791fd9011bd31ea6db36d4362d120b
Signed-off-by: Brian Ma <chma0@nuvoton.com>
|
|
Update new fw_env.config for U-Boot fw_print/setenv utils access correct
U-Boot environment offset. And also add recipe
udev-nuvoton-mtd-partitions for create readable mtd device symlink.
Change-Id: I3bfa2015f536b27382f561bd8cdb0d7dbd2d88cd
Signed-off-by: Brian Ma <chma0@nuvoton.com>
|
|
For compatible with the newest IGPS 3.9.1 design for new memory map.
Thus, we need to change uboot load address.
Tested: build pass and boot successfully.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I6deefcde03855521a19b05bdf967004e9ba954c2
|
|
For compatible with the newest IGPS 3.9.1 design for new memory map.
Thus, we need to change uboot load address and CONFIG_SYS_MEM_TOP_HIDE.
Stanley Chu (3):
npcm8xx: enable configs for optee/tpm
arbel: change uboot load address
arbel: change CONFIG_SYS_MEM_TOP_HIDE default value
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I498c9f62ae41aa5685f49184420e04572fb64a44
|
|
For compatible with the newest IGPS 3.9.1 design for new memory map.
We need to change optee-os load address from 0x00100000 to 0x02100000.
Tested: build pass and boot successfully.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: Ia7fd3184da13daf084fbfa171528a8e953dcc98a
|
|
For compatible with the newest IGPS 3.9.1 design for new memory map.
We need to modify each image load address individually.
The load address of tf-a from 0x00001000 to 0x02000000
The load address of optee-os from 0x00100000 to 0x02100000
The load address of uboot from 0x03008000 to 0x06208000
We've updated tf-a to 2.8 that keep up with meta-arm.
Thus we remove 2.6.0.bb recipe and replace with 2.8.0.bbappend.
Tested: build pass and boot successfully.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I730f0a677103b89b78897f0d1860a47933c5b7cc
|
|
Changelog:
TIP FW 0.6.0 L0 0.4.9 L1
==============
* New memory map. TIP_VIRTUAL_FLASH_BASE_ADDR moved to 0x1000000.
* Fix NVIC_TrapHandlerCommon: uart reconfig should be after sampling core registers.
* Fix DRAM window handling bug, in order to allow loading images to any address in DRAM.
* In recovery mode: add an option to go to halt (print "N" at the start).
* Add the support for enforcing recovery image to match active at boot time
* Add support for ECC 384 + 521
* Add the support of ecc HW with tip_ecc_hw_ncl.c instead of old implementation using mbedtls code
* Wake all 4 cores when jump to DRAM (feature was limited to RAM2 only).
* Bug fix SFDP dummy byte.
Tested:
buid pass and boot up successful with correct TIP FW latest version.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I0d848f329a7954ca0b65644d368de93296b6e822
|
|
Changelog:
version 0.3.4 - Jun 26th 2023
=============
- Bug fix: support NO_TIP mode + new memory map.
All images are loaded to DRAM.
version 0.3.3 - Jun 18th 2023
=============
- Add header field GMMAP at offset 0x152 which is copied
to INTCR4.GMMAP0 and 1.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I711d377f3c4c7da1b106cef8e6e8f8b7824f10f1
|
|
Changelog:
IGPS 03.09.01 - Jun 26th 2023
==============
- TIP FW 0.6.0 L0 0.4.9 L1
* New memory map. TIP_VIRTUAL_FLASH_BASE_ADDR moved to 0x1000000.
* Fix NVIC_TrapHandlerCommon: uart reconfig should be after
sampling
core registers.
* Fix DRAM window handling bug, in order to allow loading images to
any address in DRAM.
* In recovery mode: add an option to go to halt
(print "N" at the start).
* Add the support for enforcing recovery image to match
active at boot time
* Add support for ECC 384 + 521
* Add the support of ecc HW with tip_ecc_hw_ncl.c instead of old
implementation using mbedtls code
* Wake all 4 cores when jump to DRAM
(feature was limited to RAM2 only).
* Bug fix SFDP dummy byte.
- Remove no_tip file from ReplaceComponent.bat
- uboot:
New memory map.
- bl31: Release V2.8.2
* change load address of BL31 to 0x02000000
* change load address of OPTEE-OS to 0x02100000
* change load address of BL33 to 0x06208000
- optee: Release npcm845x_3.18.0_v1.0-697
* change load address of OPTEE-OS from to 0x02100000
- bootblock 0.3.3
* Add header field GMMAP at offset 0x152 which is copied to
INTCR4.GMMAP0 and 1.
- XML: add bootblock field to select GMMAP. Default is zero.
If it's FF value is set as before by bootblock, according to DRAM
size.
- XML: bootblock sets MC to 1050MHz by default.
- Bug fix in Open_all_ports batch.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I7ae7eb915530397e1a1a3f26a766e208e02c25c1
|
|
Jim Liu (4):
clk: npcm7xx: fix bug for calculate pll clock
pinctrl: npcm: add reset type detect
npcm8xx: fix reset reason issue for bootup
npcm8xx: Add PORST detect and remove workaround
Joseph Liu (1):
dts: nuvoton-npcm845: eanble ftpm and optee support
Judy Wang (1):
drivers:optee:rpmb: initialize drivers of mmc devices in UCLASS_BLK for rpmb access
Marvin Lin (2):
dts: nuvoton-npcm845: enable RMII1 pins
board: nuvoton: arbel: Correct CONFIG_SYS_MEM_TOP_HIDE value
Stanley Chu (19):
npcm_otp: correct the return value of fuse read
npcm845-evb: configure rgmii2 phy voltage by dts
npcm845-evb: set spix frequency to 50MHz
dts: nuvoton-npcm845: set default uart clock rate
dts: npcm8xx: add fm0 pinctrl
misc: npcm_host_intf: change initialization sequence
spi: npcm_fiu: do not change fiu clock
clk: nuvoton: npcm8xx: set ahb/apb/fiu clock divider as read-only
Revert "npcm845-evb: set spix frequency to 50MHz"
spi: npcm_pspi: use ACTIVE_LOW flag for cs gpio and set default max_hz
npcm845-evb: support TPM spi device
arbel: add CONFIG_EXT_TPM2_SPI for external tpm2 device
phy: add dt-bindig for npcm usb phy
npcm8xx: support 4Gb ram
gpio: npcm: set output state before enabling the output
spi: npcm_pspi: update dts and debug log
npcm_otp: read fuse bytes with byte offset
arbel: update configs
npcm8xx: add A2 CPU version
Tim Lee (3):
tools: env: use /run to store lockfile
drivers: spi: fix compiler warnings from npcm_fiu_spi_probe
configs: arbel: enable CONFIG_SPI_FLASH_GOOGLE
Tyrone Ting (1):
dts: nuvoton-npcm845: enable FIU3 voltage configuration
Change-Id: I178cfe008b962a48ff1a6b3eb8a0c80d1f0fd34a
Signed-off-by: Brian Ma <chma0@nuvoton.com>
|
|
There is build warning as below:
WARNING: No bb files in default matched BBFILE_PATTERN_nuvoton-layer ''
Sync from templates/layer.conf rule to fix this kind of warning.
BBFILE_PATTERN_{layerid} = "^${{LAYERDIR}}/"
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I6a69f8f35cc7d129d605ee1f7d2519c32af53ab1
|
|
Add sign images feature according customer's requirement.
Set "SECURED_IMAGE" to "True" and enable sign images feature.
When sign images feature be enabled. Use default keys to sign
images if customer didn't point their own local keys path.
Note: "SECURED_IMAGE" default is "True".
Tested:
Use default keys sign:
That will use default path and keys from igps to sign.
Use local keys sign:
That will use local path and keys to sign.
When KEY_FOLDER and KEY definition both are valid.
However, when KEY_FOLDER and KEY definition are invalid either,
that will output sign images failed then stop build full images.
Tested: build pass and boot up successfully with signed
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: If2b793906ab338aec391062d9bfeae2b1e790078
|
|
This includes security and bug fixes from the 5.15.61 through to 6.1.29
stable releases.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I5e016cdd33cf07310a18aa471bd0a35991437c6e
|
|
TIP F/W requires that Bootblock address must be
fixed at 512KB offset.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I47335e771b23bd468be465ecc6c8ba2c83b54696
|
|
340c15a259 in Nuvoton Linux 5.10 pulled in changes from upstream, one
of which renamed the I2C kconfig from I2C_NPCM7XX to I2C_NPCM. Add the
new option, but keep the old one for backwards for compatibility with
platforms pinned on older kernel version.
Change-Id: I006b09d72f8a6a5cbe14751a15cab58fdf315829
Signed-off-by: Vlad Sytchenko <vsytch@google.com>
|
|
Changelog:
IGPS 03.09.00 - May 18th 2023
==============
- TIP_FW 0.5.9 L0 0.4.8 L1
- Bootblock version 0.3.2
- skip clearing INTCR2
- SCRPAD 10 is now reset
- split CRC file (tip\notip)
- Clear SCRPAD10-19
- Add BootBlockAndHeader_A1_EB_NoTip.xml for EB
IGPS 03.08.09 - May 14th 2023
==============
- TIP_FW 0.5.9 L0 0.4.8 L1
- Bootblock version 0.3.1
- Added code for A2
- flash: support flash size mix
- restore: force main and recovery flashes to the same
- Add timestamp compare to combo
IGPS 03.08.08 - May 3rd 2023
==============
- TIP_FW 0.5.7 L0 0.4.6 L1
- Bootblock version 0.3.0
- Added support for no TIP mode
- No TIP mode is only for A2 users
- IGPS still supports TIP mode
IGPS 03.08.07 - April 17th 2023
==============
- TIP_FW 0.5.7 L0 0.4.6 L1
- Bootblock version 0.2.9
- Support A2
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I2a2902f0ba07ad2ab2002357c8e5a4a228ed311a
|
|
We've run some tests to mark sure there is no any performance impact.
According all test results, there is no impact system performance.
systemd-analyze:
-------------------------------------------------------------
Original configuration Cleanup configuration
Boot time (s) 2min 40.512s 2min 40.740s
sysbench:
-------------------------------------------------------------
Original configuration Cleanup configuration
Latency (ms)
min 5.61 5.61
avg 5.62 5.62
max 10.74 10
95th percentile 5.67 5.67
sum 9999.53 9999.08
fio:
-------------------------------------------------------------
Original configuration Cleanup configuration
Latency (ms)
read 512B 8.72 8.75
read 4K 67.9 67.9
read 8K 135.52 135.5
read 16K 270.74 270.87
read 64K 1075.07 1075.62
read 128K 2132.08 2133.04
read 256K 4195.01 4213.21
read 512K 8111.68 8104.42
random r 512 9 8.98
random r 4K 68.14 68.11
random r 8K 135.69 135.7
random r 16K 270.68 270.79
random r 64K 1075.49 1075.95
random r 128K 2133.38 2131.82
random r 256K 4192.74 4192.05
random r 512K 8095.55 8097.43
lmbench:
-------------------------------------------------------------
Original configuration Cleanup configuration
Pipe latency 32.6599 32.996
Pipe bandwidth 505.30 MB/sec 534.04 MB/sec
sock latency 38.9286 36.6467
sock bandwidth 1002.03 MB/sec 977.27 MB/sec
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I22b1d679454560ee79a3e28a1663cc71f88f333a
|
|
npcm8xx-tip-fw already specifies IGPS_MACHINE configuration.
Thus, remove npcm8xx-tip-fw_0.4.5.0.3.4-GOOGLE2.bb in this layer.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I81b1e3d6088e3cb14e4f5392d866c689062556d3
|
|
Set optee-os-tadevkit, and optee-test version to 3.18.0 for Nuvoton
npcm8xx device.
Change-Id: I98a5637f2ad266d56d37df5cfa36b136bad76966
Signed-off-by: Brian Ma <chma0@nuvoton.com>
|
|
In a base bb file where we are setting the primary git repository, it
is rare that we need to `SRC_URI +=`. This is an unnecessary pattern
that seems to have been copied throughout the repository. Remove the
pattern where appropriate and simply set SRC_URI directly.
Signed-off-by: Patrick Williams <patrick@stwcx.xyz>
Change-Id: I430186a82f9582ba6196f5bf66b659af4092b48d
|
|
Due to subtree updates for security arm that adjust original patch name
from 0006-allow-setting-sysroot-for-libgcc-lookup.patch to
0001-allow-setting-sysroot-for-libgcc-lookup.patch cause build break.
Build break:
stdout: Applying patch 0001-allow-setting-sysroot-for-libgcc-lookup.patch
patching file mk/gcc.mk
Hunk #1 FAILED at 13.
1 out of 1 hunk FAILED -- rejects in file mk/gcc.mk
Patch 0001-allow-setting-sysroot-for-libgcc-lookup.patch does not apply
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I02bbed34337f3f957f9eccd4e8e865e1fa1b08c4
|
|
We’ve run various benchmark test tools between with and w/o this
configuration. This is a tradeoff for latency and throughput.
However, according our test results, w/o this configuration that
can get more benefit for our system. Thus, we need to remove it.
1. From systemd-analyze test result:
w/o CONFIG_PREEMPT that can save system startup finish time around 26s.
And all services loading time got improved obviously when booting up.
w/o test case:
Startup finished in 4.208s (kernel) + 31.126s (userspace) = 35.335s
multi-user.target reached after 24.453s in userspace.
13.620s phosphor-pid-control.service
13.252s xyz.openbmc_project.Software.BMC.Updater.service
10.936s xyz.openbmc_project.User.Manager.service
10.104s xyz.openbmc_project.Chassis.Control.Power@0.service
9.396s xyz.openbmc_project.LED.GroupManager.service
9.360s xyz.openbmc_project.Network.service
9.309s xyz.openbmc_project.State.BMC.service
8.603s xyz.openbmc_project.Settings.service
8.357s xyz.openbmc_project.Dump.Manager.service
8.210s xyz.openbmc_project.Logging.service
8.018s xyz.openbmc_project.Software.Download.service
7.967s xyz.openbmc_project.Syslog.Config.service
7.912s xyz.openbmc_project.EntityManager.service
with test case:
Startup finished in 4.385s (kernel) + 56.799s (userspace) = 1min 1.184s
multi-user.target reached after 49.875s in userspace.
36.118s xyz.openbmc_project.Software.BMC.Updater.service
32.475s xyz.openbmc_project.Chassis.Control.Power@0.service
32.347s xyz.openbmc_project.EntityManager.service
31.571s xyz.openbmc_project.User.Manager.service
29.570s xyz.openbmc_project.Network.service
27.591s xyz.openbmc_project.LED.GroupManager.service
26.401s xyz.openbmc_project.State.BMC.service
22.871s xyz.openbmc_project.Logging.service
22.712s xyz.openbmc_project.Syslog.Config.service
21.975s nslcd.service
21.896s xyz.openbmc_project.Dump.Manager.service
21.121s xyz.openbmc_project.ObjectMapper.service
20.942s avahi-daemon.service
2. From system-bootchart test result: (more detail in bootchart.svg)
w/o CONFIG_PREEMPT that can save IO utilization finish time around 26s.
w/o test case: Idle time: 21.789s
with test case: Idle time: 47.155s
3. From sysbench test result:
w/o CONFIG_PREEMPT that throughput got improved and latency doesn’t
increase obviously.
w/o test case:
File operations:
reads/s: 443.34
writes/s: 297.11
fsyncs/s: 1139.77
Throughput:
read, MiB/s: 6.93
written, MiB/s: 4.64
Latency (ms):
min: 0.00
avg: 9.48
max: 306.51
95th percentile: 65.65
sum: 160735.37
with test case:
File operations:
reads/s: 398.14
writes/s: 266.95
fsyncs/s: 1046.28
Throughput:
read, MiB/s: 6.22
written, MiB/s: 4.17
Latency (ms):
min: 0.00
avg: 10.58
max: 321.21
95th percentile: 73.13
sum: 159964.46
4. From fio test result:
w/o CONFIG_PREEMPT that latency doesn’t increase obviously also.
w/o test case:
[read] 512 4K 8K 16K 64K 128K 256K 512K
[lat] 8.74 67.91 135.66 270.93 1076.28 2133.23 4198.83 8111.18 (ms)
[randread] 512 4K 8K 16K 64K 128K 256K 512K
[lat] 8.99 68.14 135.83 270.90 1075.77 2131.96 4194.33 8099.78 (ms)
with test case:
[read] 512 4K 8K 16K 64K 128K 256K 512K
[lat] 8.90 68.18 136.14 272.06 1079.31 2142.20 4207.71 7952.04 (ms)
[randread] 512 4K 8K 16K 64K 128K 256K 512K
[lat] 9.33 68.70 136.41 272.31 1080.27 2141.74 4208.37 8070.45 (ms)
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I39f2c1ecc2c4d713b5fce7629cb95d8408526b52
|
|
By default Squashfs uses a single decompressor but it gives poor
performance on parallel I/O workloads when using multiple CPU machines
due to waiting on decompressor availability.
Thus, we add this configuration for using parallel squashfs
decompressor to speedup read of squashfs that can improve all services
loading time when system booting up especially.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I11231ab3a3c603817fa81c0f0bb6c98d3953c582
|
|
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I058871b8f6cd943af32dbec32cd8b0db6ada8d85
|
|
Changelog:
IGPS 03.08.06 - Mar 2nd 2023
==============
- TIP_FW 0.5.6 L0 0.4.5 L1
* Avoid forcing sig check on BMC images.
- Add support for RemoteHSM
IGPS 03.08.05 - Feb 7th 2023
==============
- bl31: npcm845x_2.6.0_1.5-1-g69e6d531f.
- TIP_FW 0.5.5 L0 0.4.4 L1
* tip_mbx: reconfig the uart after BMC is up (singleton).
* recovery: warn the user and give them curtesy 10 seconds.
* bug fix: flash: wrong init fiu and cs in xfer.
* bug fix: flash: support single flash mode. tested on 4MB and 16MB.
IGPS 03.08.04 - Jan 16th 2023
==============
- TIP_FW 0.5.4 L0 0.4.3 L1
* bmc_reset: if BMC init fails reset the TIP.
* reinitialized the SPI in case Linux changed settings of flash.
* update reset indication: bug fix handle only in PORST.
* print reset type in bmc reset too.
* in secondary reset clear RESSR and TIP_SCR1 and update INTCR2
to show only latest reset.
- TIP FW 0.5.4 L0 0.4.3 L1 GOOGLE5, derived from version mentioned above.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: Ie694976d74f35af1deb44c14d1db4234a390e932
|
|
Changelog:
TIP_FW 0.5.6 L0 0.4.5 L1
==============
* Avoid forcing sig check on BMC images
TIP_FW 0.5.5 L0 0.4.4 L1
==============
* tip_mbx: reconfig the uart after BMC is up (singleton).
* recovery: warn the user and give them curtesy 10 seconds.
* bug fix: flash: wrong init fiu and cs in xfer.
* bug fix: flash: support single flash mode. tested on 4MB and 16MB.
TIP_FW 0.5.4 L0 0.4.3 L1
==============
* bmc_reset: if BMC init fails reset the TIP.
* reinitialized the SPI in case Linux changed settings of flash.
* update reset indication: bug fix handle only in PORST.
* print reset type in bmc reset too.
* in secondary reset clear RESSR and TIP_SCR1 and update INTCR2
to show only latest reset.
TIP FW 0.5.4 L0 0.4.3 L1 GOOGLE5
==============
* derived from TIP FW 0.5.4 L0 0.4.3 L1.
Tested:
buid pass and boot up successful with correct TIP FW latest version.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I6a84525d18c85e789075baf741002df8f15e1837
|
|
Change to use TIPFW binary file from git repository directly that
make recipe more clearer to maintain in the future upgrade.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: Icc413ced0ea3f92f9866647b11642a1191853082
|
|
Change to use the LICENSE file from git repository to avoid
build warning/error when fetch this package at the first time.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I84e01df1413308e87c61149225738d54b44b8169
|
|
Peter has moved to another team and is no longer working on OpenBMC
efforts. Remove him from the reviewers list for meta-nuvoton.
Signed-off-by: Patrick Williams <patrick@stwcx.xyz>
Change-Id: Id0187f9925b35c72730ed6cce94a6189b4501de0
|
|
The latest arm/optee support 3.19, but we don't have 3.19 support yet.
Currently, we need to use 3.18 as preferred version for build pass.
Once we have support 3.19 then we will update new bbappend for 3.19.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I02bc26d05ee4f647c2cd2803a9ce1488dcfc738d
|
|
Signed-off-by: Andrew Geissler <geissonator@yahoo.com>
Change-Id: I8e54833ac78e540e9dd5011533d53ff9a3af6763
|
|
Changelog:
TIP_FW_L0_0.5.3_L1_0.4.2
==============
- TIP_FW L0 version 0.5.3 and L1 version 0.4.2 L1
- FreeRTOS: in case of assert: print useful info.
- NVIC_BMC_reset: clear NVIC int before reloading BMC.
- in BMC reset and spurious interrupt reset: read the int number from
the active and not the pending.
- NVIC_IntHandlerCommon: bug fix: clear correct number.
- Big fix: enable all traps in hardware_app_init.
- Add task bmc_task to handle BMC reset reload.
- Increase heap_size to 0xA000.
- HOSTPER: set to 1 till KCS bug is fixed.
- Flash: check if FIU1 and FIU 0\CS1 are disabled by OTP bit.
- Flash: bug fix: do not enable FIU1 CS2\3.
- Flash: Allow using a 4MB flash for image.
- Update FreeRTOS to none-MPU version.
- Spurious interrupt handling: in case of spurious interrupt print
correct int number + NVIC state, and then clear it.
- OTP version: use two bits for each version number.
- Copy DBGRST too to INTCR2.
- Debug log: bug fix: data corruption in case of a 16MB flash. Replace
the code so that Debug log is 64KB (one flash block). its location is
- split flash for active recovery: 64KB before recovery image.
- two flash mode: last block in active flash.
- UUID: add full data read (wafer, X\Y, year, work week). Note: debug
chips do not contain this info.
TIP FW 0.5.1 L0 0.4.0 L1
==============
- Set RCR regs only in PORST.
- Change RCR values for TIP reset.
- NVIC: print more data on spurious interrupts.
- SPIX - set FIU_FIX to SINGLES. Other FIUs remain in INCREASING mode as
before.
TIP FW 0.5.1 L0 0.4.0 L1 GOOGLE4
==============
- derived from TIP FW 0.5.1 L0 0.4.0 L1
Tested:
buid pass and boot up successful with correct TIP FW latest version.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I2b5093470d6caa2e26bb287ec7dda3a8d0c4404c
|
|
Changelog:
IGPS 03.08.03 - Jan 9th 2023
==============
- TIP_FW 0.5.3 L0 0.4.2 L1
- FreeRTOS: in case of assert: print useful info.
- NVIC_BMC_reset: clear NVIC int before reloading BMC.
- in BMC reset and spurious interrupt reset: read the int number from
the active and not the pending.
- NVIC_IntHandlerCommon: bug fix: clear correct number.
- Big fix: enable all traps in hardware_app_init.
- Add task bmc_task to handle BMC reset reload.
- Increase heap_size to 0xA000.
- HOSTPER: set to 1 till KCS bug is fixed.
- Flash: check if FIU1 and FIU 0\CS1 are disabled by OTP bit.
- Flash: bug fix: do not enable FIU1 CS2\3.
- Flash: Allow using a 4MB flash for image.
- Update FreeRTOS to none-MPU version.
- Spurious interrupt handling: in case of spurious interrupt print
correct int number + NVIC state, and then clear it.
- OTP version: use two bits for each version number.
- Copy DBGRST too to INTCR2.
- Debug log: bug fix: data corruption in case of a 16MB flash. Replace
the code so that Debug log is 64KB (one flash block). its location is
- split flash for active recovery: 64KB before recovery image.
- two flash mode: last block in active flash.
- UUID: add full data read (wafer, X\Y, year, work week). Note: debug
chips do not contain this info.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: Ie2d5086127da69f94d7b5cbe55ed89b1e6e49f30
|
|
Changelog:
- Add flag CERBERUS_SECURE_BOOT_ONLY. No udpate, recovery and logging.
Change-Id: Id242eca001cadd7e6a0ed116300baa87f56a0ddb
Signed-off-by: Benjamin Fair <benjaminfair@google.com>
|
|
Also remove Google-specific version since it has been merged into the
mainline branch.
Changelog:
IGPS 03.08.00 - Dec 15th 2022
==============
- TIP_FW: 0.5.0 L0 0.3.9 L1
- Code cleanup for production.
- bug fix key selection during recovery.
- Add DME+RIOT data export to PCI MBOX.
- align BMC and TIP that both will use PLL2 and not CLKREF.
- Bug fix: don't save previous INTCR2 for reset indication.
- Bug fix: update flow using wrong KMT.
- TIP_FW: 0.5.0 L0 0.3.9 L1 GOOGLE3
- aligned to the above release.
- split SFDP
- enable flag CERBERUS_SECURE_BOOT_ONLY
- uboot https://github.com/Nuvoton-Israel/u-boot/releases/tag/v2021.04-npcm8xx-20221215
- OpTee: https://github.com/Nuvoton-Israel/optee_os/releases/tag/npcm845x_3.18.0_v1.0
- linux offset 4MB.
- Update scripts to sign in yocto build (signatures only).
Signed-off-by: Benjamin Fair <benjaminfair@google.com>
Change-Id: I396a8e05bc6aa53fd6c7062ed342ce1f26b7e2fb
|
|
Changelog:
version 0.2.8 - Nov 22 2022
=============
- Bug fix: disable RECALIB in DDR, after training, before sweep phase.
- eSPI: enable auto handshake.
Version 0.2.6 - Oct 26 2022
=============
- Bug fix: If DRAM is 2GB and max DRAM size in header is smaller, GMMAP
should be set according to header, not according to the physical
device.
Version 0.2.4 - Oct 18 2022
=============
- MC: Support 2GB DRAM
- MC: Updated TRFC default to 2GB DRAM and fixed value for 1600/1G
- CLK: always set PLLs by bootblock. Set all dividers in PORST.
- SPI-X: upper limit of 33MHz.
Signed-off-by: Benjamin Fair <benjaminfair@google.com>
Change-Id: Ia82fba195139d245ccb7f62218a900069c575e2c
|
|
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: Iaf52326b89e459c17694567c4fbdd7dc874183e3
|
|
According to commment in https://gerrit.openbmc.org/c/openbmc/openbmc/+/57718/4
We have split out the generic meta-nuvoton defconfig change from the EVB change
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I95a53bc4acc39bad21787c059f2e6cde24c3e43e
|
|
Follow the other npcm8xx recipes to use different versions of this
recipe for different platforms.
Tested: build pass and boot up successfully with correct bootblock
version.
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: Ic97de46876e7e821b65515846d40c939d273bcc1
|
|
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I9bfe4ed6065c7f031bfd2bedc2c6eaedc7a5ee62
|
|
IGPS 03.07.03 - Oct 12 2022
==============
- U-boot 2021.04-npcm8xx-20221011
- TIP_FW 0.4.6 L0 0.3.5 L1
- Support all board types (flash connections detected at runtime)
- Bootblock XML: return FIU to 50MHz in bootblock header
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I2bf9fe80c8d66d83109d8aa67c0461f828abfef0
|
|
Joseph Fu (1):
dts: npcm730 GBS: update uboot dts for npcm-v2021.04
Joseph Liu (1):
configs: arbel: update uimage_flash_addr to 0x80400000
Stanley Chu (7):
env: Support ENV offset behind the U-boot image
env: print env offset if uboot pointer is enabled
configs: arbel: add defconfig for enabling uboot_pointer feature
spi: npcm_fiu: support spix
dts: nuvoton-npcm845-evb: enable spix
configs: npcm8xx: change env offset
configs: arbel: change ramdisk load address
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I44ca7bb622ceb721400f3ce14254de7545c6bc35
|
|
Tested: buid pass and boot up successful when loading BB at 0x80000 for example
Verified by bootblock log as below:
==========
Load bootblock
==========
tip_firmware_image_init fiu0 cs0 BOOTBLOCK
tag U. scan from 0x80000000 to 0x88000000
tip_firmware_image_scan_flash BOOTBLOCK found addr 0x80080000 dst 0xfffd0000
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: I62eced6d80b48d488348d43468f8f01edf83d79a
|
|
The `{A,B}` expansion syntax is a bash extension which isn't supported
on some other shells.
Tested: Built successfully with non-bash shell
Signed-off-by: Benjamin Fair <benjaminfair@google.com>
Change-Id: Iae3168e0699d0e399b0f1dcfbd978dcc16aadbf5
|
|
These versions of IGPS and the TIP FW have customizations for Google.
Other users of npcm8xx can add customized or pinned versions here too as
necessary.
Signed-off-by: Benjamin Fair <benjaminfair@google.com>
Change-Id: I14001205636fd9697f7953594c3d02ad58b398a1
|
|
This method is less likely to break and require fixes when Nuvoton
adjusts the XML files.
Tested: Still able to build successfully
Signed-off-by: Benjamin Fair <benjaminfair@google.com>
Change-Id: Ib8e67b67cd837d1d5510ab326012d0644b3a2780
|
|
This will allow us to use different versions of this recipe for
different platforms.
Tested: No impact to the resulting recipe
Signed-off-by: Benjamin Fair <benjaminfair@google.com>
Change-Id: I90cf725589c5df48d17668bf8afe3ef3db7d8e2e
|
|
This will allow us to use different versions of this recipe for
different platforms.
Tested: No impact to the resulting recipe
Signed-off-by: Benjamin Fair <benjaminfair@google.com>
Change-Id: I5a4e58d0a013ab5ac3df5ff47f02c8004ead6249
|
|
- TIP_FW L0 version 0.4.6 and L1 version 0.3.5 L1
- Support all board types (flash connections detected at runtime)
- To be used in IGPS 3.7.3 and above
Signed-off-by: Tim Lee <timlee660101@gmail.com>
Change-Id: Ic4a4e74bb266a0d106af483047cda261dd94788e
|
|
https://gerrit.openbmc.org/c/openbmc/openbmc/+/55099 added npcm8xx-igps
together with a patch, and later npcm8xx-igps SRCREV was bumped in
https://gerrit.openbmc.org/c/openbmc/openbmc/+/57109, but the patch was
not refreshed. This would cause fuzz detected.
Change-Id: Iaeaf5aa8091b347039ed4cfa187e252e60660f00
Signed-off-by: Anthony <anthonyhkf@google.com>
|