diff options
| author | Dinh Nguyen <dinguyen@kernel.org> | 2022-11-15 02:02:15 +0300 |
|---|---|---|
| committer | Ulf Hansson <ulf.hansson@linaro.org> | 2022-12-07 15:22:37 +0300 |
| commit | ef87bd81cb881377c1eaf512167b0522c825b012 (patch) | |
| tree | 47be039c443d7dbfb8363dfbc1efd3d8e56f3d19 /drivers/clk/socfpga/clk-gate-a10.c | |
| parent | ccfa2466a456f70c0bab0cd0b64d6c8996141d2e (diff) | |
| download | linux-ef87bd81cb881377c1eaf512167b0522c825b012.tar.xz | |
mmc: dw_mmc-pltfm: socfpga: add method to configure clk-phase
The clock-phase settings for the SDMMC controller in the SoCFPGA
platforms reside in a register in the System Manager. Add a method
to access that register through the syscon interface.
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Link: https://lore.kernel.org/r/20221114230217.202634-4-dinguyen@kernel.org
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Diffstat (limited to 'drivers/clk/socfpga/clk-gate-a10.c')
0 files changed, 0 insertions, 0 deletions