summaryrefslogtreecommitdiff
path: root/arch/riscv/mm/Makefile
AgeCommit message (Expand)AuthorFilesLines
2023-06-14riscv: mm: stub extable related functions/macros for !MMUJisheng Zhang1-2/+1
2023-04-19riscv: Introduce CONFIG_RELOCATABLEAlexandre Ghiti1-0/+4
2022-12-09Merge patch series "Add PMEM support for RISC-V"Palmer Dabbelt1-0/+1
2022-12-09RISC-V: Implement arch specific PMEM APIsAnup Patel1-0/+1
2022-10-29riscv: Enable HAVE_ARCH_HUGE_VMAP for 64BITLiu Shixin1-0/+1
2022-07-29riscv: Add support for non-coherent devices using zicbom extensionHeiko Stuebner1-0/+1
2022-03-04riscv: Fix config KASAN && DEBUG_VIRTUALAlexandre Ghiti1-0/+3
2021-01-15riscv: Fixup patch_text panic in ftraceGuo Ren1-0/+1
2021-01-15riscv: Fixup wrong ftrace remove cflagGuo Ren1-1/+1
2020-07-30riscv: Allow building with kcov coverageTobias Klauser1-0/+2
2020-03-26riscv: Add support to dump the kernel page tablesZong Li1-0/+1
2020-03-26riscv: add ARCH_HAS_SET_MEMORY supportZong Li1-1/+1
2020-01-23riscv: mm: add support for CONFIG_DEBUG_VIRTUALZong Li1-0/+2
2020-01-23riscv: Add KASAN supportNick Hu1-0/+6
2019-12-20riscv: move sifive_l2_cache.c to drivers/socChristoph Hellwig1-1/+0
2019-11-28Merge tag 'ioremap-5.5' of git://git.infradead.org/users/hch/ioremapLinus Torvalds1-1/+1
2019-11-18riscv: add nommu supportChristoph Hellwig1-2/+1
2019-11-11riscv: use the generic ioremap codeChristoph Hellwig1-1/+0
2019-09-05riscv: move the TLB flush logic out of lineChristoph Hellwig1-0/+3
2019-07-04riscv: Introduce huge page support for 32/64bit kernelAlexandre Ghiti1-0/+2
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner1-0/+1
2019-05-17RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCsYash Shah1-0/+1
2019-05-17riscv: move switch_mm to its own fileGary Guo1-0/+1
2019-03-27RISC-V: Always compile mm/init.c with cmodel=medany and notraceAnup Patel1-0/+6
2017-11-30RISC-V: Flush I$ when making a dirty page executableAndrew Waterman1-0/+1
2017-09-27RISC-V: Build InfrastructurePalmer Dabbelt1-0/+4