summaryrefslogtreecommitdiff
path: root/arch/riscv/include/asm/processor.h
AgeCommit message (Expand)AuthorFilesLines
2024-01-16Merge patch series "riscv: support kernel-mode Vector"Palmer Dabbelt1-1/+40
2024-01-16riscv: vector: allow kernel-mode Vector with preemptionAndy Chiu1-1/+29
2024-01-16riscv: vector: make Vector always available for softirq contextAndy Chiu1-1/+2
2024-01-16riscv: Add support for kernel mode vectorGreentime Hu1-1/+11
2024-01-11riscv: mm: Fixup compat arch_get_mmap_endGuo Ren1-1/+1
2023-11-10Merge tag 'riscv-for-linus-6.7-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+9
2023-11-01riscv: add support for PR_SET_UNALIGN and PR_GET_UNALIGNClément Léger1-0/+9
2023-10-04riscv: kdump: use generic interface to simplify crashkernel reservationBaoquan He1-0/+2
2023-08-24RISC-V: mm: Restrict address space for sv39,sv48,sv57Charlie Jenkins1-6/+46
2023-06-23Merge patch series "ISA string parser cleanups"Palmer Dabbelt1-0/+1
2023-06-21RISC-V: split early & late of_node to hartid mappingConor Dooley1-0/+1
2023-06-08riscv: Add prctl controls for userspace vector managementAndy Chiu1-0/+10
2023-06-08riscv: signal: Report signal frame size to userspace via auxvVincent Chen1-0/+2
2023-06-08riscv: Add task switch support for vectorGreentime Hu1-0/+1
2022-09-12kernel: exit: cleanup release_thread()Kefeng Wang1-5/+0
2022-07-20riscv: cpu: Add 64bit hartid support on RV64Sunil V L1-2/+2
2022-04-26riscv: compat: Support TASK_SIZE for compat modeGuo Ren1-1/+5
2021-10-15sched: Add wrapper for get_wchan() to keep task blockedKees Cook1-1/+1
2021-08-04riscv: Implement thread_struct whitelist for hardened usercopyTong Tiangen1-0/+8
2021-03-10riscv: process: Fix no prototype for arch_dup_task_structNanyong Sun1-0/+1
2021-01-15riscv: Add uprobes supportedGuo Ren1-0/+1
2020-06-11riscv: use vDSO common flow to reduce the latency of the time-related functionsVincent Chen1-10/+2
2020-06-10RISC-V: Rename and move plic_find_hart_id() to arch directoryAnup Patel1-0/+1
2019-11-05riscv: abstract out CSR names for supervisor vs machine modeChristoph Hellwig1-1/+1
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner1-9/+1
2019-01-25riscv: Adjust mmap base address at a third of task sizeAlexandre Ghiti1-1/+1
2018-10-31treewide: remove current_text_addrNick Desaulniers1-6/+0
2018-10-23RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartidPalmer Dabbelt1-1/+1
2017-09-27RISC-V: Task implementationPalmer Dabbelt1-0/+97