summaryrefslogtreecommitdiff
path: root/tools/testing/cxl/test/mock.c
AgeCommit message (Expand)AuthorFilesLines
2023-05-18cxl/port: Enable the HDM decoder capability for switch portsDan Williams1-0/+15
2023-05-13tools/testing/cxl: Use DEFINE_STATIC_SRCU()Dan Williams1-1/+1
2023-02-15cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decodersDave Jiang1-3/+5
2023-02-15cxl/hdm: Emulate HDM decoder from DVSEC range registersDave Jiang1-3/+4
2023-02-15cxl/port: Export cxl_dvsec_rr_decode() to cxl_portDave Jiang1-2/+19
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter1-0/+19
2022-06-29tools/testing/cxl: Fix cxl_hdm_decode_init() calling conventionDan Williams1-3/+5
2022-05-19cxl/port: Reuse 'struct cxl_hdm' context for hdm initDan Williams1-2/+3
2022-05-19cxl/pci: Drop @info argument to cxl_hdm_decode_init()Dan Williams1-6/+3
2022-05-19cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()Dan Williams1-4/+4
2022-05-19cxl/mem: Consolidate CXL DVSEC Range enumeration in the coreDan Williams1-0/+16
2022-05-19cxl/pci: Move cxl_await_media_ready() to the coreDan Williams1-0/+15
2022-02-09cxl/core/port: Remove @host argument for dport + decoder enumerationDan Williams1-16/+12
2022-02-09cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams1-0/+50
2022-02-09cxl/core: Generalize dport enumeration in the coreDan Williams1-26/+19
2021-11-15cxl/test: Mock acpi_table_parse_cedt()Dan Williams1-21/+9
2021-09-21tools/testing/cxl: Introduce a mocked-up CXL port hierarchyDan Williams1-0/+171